Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study

The need for computing power drastically increases and one solution is to use MPSoC. These MPSoCs become complex with the increase of the number of cores. Thus, designers use simulators to explore the whole platform parameters in order to define the best architecture. These simulators must be fast and accurate whatever is the architecture complexity. This paper introduces a new approximate-timed TLM approach to provide a speed up of at least x100 on the simulation time in comparison with a timed TLM approach. This new communication method allows fast and accurate hardware parameter exploration of MPSoC with a standard SystemC protocol. The lack of accuracy in networks-on-chip can affect the execution order, but the opposite slows down simulation and cannot support MPSoC exploration. For this reason, this paper focuses on networks-on-chip to demonstrate the benefits of our approximate-timed TLM approach. Keywords-MPSoC exploration, TLM, communication modeling

[1]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[2]  Ahmed Amine Jerraya,et al.  Hardware/software interface codesign for embedded systems , 2005, Computer.

[3]  Sarita V. Adve,et al.  RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors , 1997 .

[4]  Valentin Puente,et al.  SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems , 2002, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.

[5]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[6]  Rodolfo Azevedo,et al.  ArchC: a systemC-based architecture description language , 2004, 16th Symposium on Computer Architecture and High Performance Computing.

[7]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[8]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Luca Fossati,et al.  ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration , 2008, 2008 Asia and South Pacific Design Automation Conference.

[10]  Niraj K. Jha,et al.  A system-level perspective for efficient NoC design , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[11]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[12]  T.Z. Islam,et al.  Gpnocsim - A General Purpose Simulator for Network-On-Chip , 2007, 2007 International Conference on Information and Communication Technology.

[13]  David A. Wood,et al.  IPC Considered Harmful for Multiprocessor Workloads , 2006, IEEE Micro.