A 3x blind ADC-based CDR

This paper uses a 3-bit ADC to blindly sample the received data at 3× the baud rate to recover the data. By moving from 2× to 3× sampling, we reduce the required ADC resolution from 5-bit to 3-bit, thereby reducing the overall power consumption by a factor of 2. Measurements from our fabricated test chip in Fujitsu's 65nm CMOS show a high frequency jitter tolerance of 0.19UIpp for a 5Gbps PRBS31 with a 16" FR4 channel.

[1]  Hirotaka Tamura,et al.  A 5Gb/s speculative DFE for 2x blind ADC-based receivers in 65-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[2]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[4]  Hirotaka Tamura,et al.  A Blind Baud-Rate ADC-Based CDR , 2013, IEEE Journal of Solid-State Circuits.

[5]  Yoshiyasu Doi,et al.  A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Hirotaka Tamura,et al.  A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.