A 73μW 400Mbps stress tolerant 1.8V-3.6V driver in 40nm CMOS

Architecture for I/O driver is proposed for high voltage (up to 3.6V) application by using low voltage devices. The proposed I/O is configurable to support multi supply range (1.8V-2.7V-3.6V). The buffer is designed in 40nm CMOS process by using standard 32Å oxide devices. This technique generates a set of dynamic bias signals as a function of input data sequence and the present value of the output which are fed to the cascoded stages to derive the next state of the output PAD. The experimental results confirmed successful operation up to 200 MHz with 10pF load on IO pad, with multiple supply rails.

[1]  G.P. Singh,et al.  A 1.9 V I/O buffer with gate-oxide protection and dynamic bus termination for 400 MHz UltraSparc microprocessor , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Chua-Chin Wang,et al.  1.8 V to 5.0 V mixed-voltage-tolerant I/O buffer with 54.59% output duty cycle , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[3]  Ming-Dou Ker,et al.  An Output Buffer for 3.3-V Applications in a 0.13-$\mu\hbox{m}$ 1/2.5-V CMOS Process , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  G. P. Singh,et al.  High-voltage-tolerant I/O buffers with low-voltage CMOS process , 1999, IEEE J. Solid State Circuits.

[5]  Chua-Chin Wang,et al.  Wide-Range 5.0/3.3/1.8-V I/O Buffer Using 0.35-m 3.3-V CMOS Technology , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Chia-Hao Hsu,et al.  A to Bidirectional I/O Buffer With a Dynamic Gate Bias Generator , 2010 .

[7]  Anne-Johan Annema,et al.  5.5-V I/O in a 2.5-V 0.25-/spl mu/m CMOS technology , 2001 .

[8]  Takayasu Sakurai,et al.  3.3V-5V compatible I/O circuit without thick gate oxide , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[9]  Ming-Dou Ker,et al.  Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-/spl mu/m CMOS technology , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Chua-Chin Wang,et al.  A $1/2 \times {\hbox {VDD}}$ to $3 \times {\hbox {VDD}}$ Bidirectional I/O Buffer With a Dynamic Gate Bias Generator , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Shih-Lun Chen,et al.  An Output Buffer for 3.3-V Applications in a 0.13- m 1/2.5-V CMOS Process , 2007 .