Power analysis for Asynchronous CLICHÉ Network-on-Chip

Asynchronous Chip-Level Integration of Communicating Heterogeneous Elements (CLICHÉ) architecture is proposed to achieve low power Network-on-Chip (NoC). Asynchronous design could reduce the power dissipation of the network if the activity factor of the data transfer between two switches (αdata satisfies a certain condition. The area of Asynchronous CLICHÉ switch is increased by 25% as compared to the Synchronous switch. However, the power dissipation of the Asynchronous architecture could be decreased by 21% as compared to the power dissipation in the conventional Synchronous architecture when the (αdata equals 0.2 and the activity factor of the control signals is equal to 1 over 64 of the (αdata. The total metal resources required to implement Asynchronous design is decreased by 7%.

[1]  Ran Ginosar,et al.  High Rate Data Synchronization in GALS SoCs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Hui-Fen Huang,et al.  Global interconnect width and spacing optimization for latency, bandwidth and power dissipation , 2005, IEEE Transactions on Electron Devices.

[3]  Mark R. Greenstreet,et al.  Practical Asynchronous Interconnect Network Design , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Eckhard Grass,et al.  Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook , 2007, IEEE Design & Test of Computers.

[5]  Mohammed Ismail,et al.  High throughput architecture for CLICHÉ Network on Chip , 2009, 2009 IEEE International SOC Conference (SOCC).

[6]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[7]  Alain Greiner,et al.  Multisynchronous and Fully Asynchronous NoCs for GALS Architectures , 2008, IEEE Design & Test of Computers.

[8]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.

[9]  Matheus T. Moreira,et al.  Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[10]  H. Lhermet,et al.  An Asynchronous Power Aware and Adaptive NoC Based Circuit , 2009, IEEE Journal of Solid-State Circuits.

[11]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[12]  Edith Beigné,et al.  Power Reduction of Asynchronous Logic Circuits Using Activity Detection , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Mohamed A. Abd El-Ghany,et al.  Power efficient Networks on Chip , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[14]  Steven M. Nowick,et al.  Robust interfaces for mixed-timing systems , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Peter Robinson,et al.  Self calibrating clocks for globally asynchronous locally synchronous systems , 2000, Proceedings 2000 International Conference on Computer Design.