VLSI for Turbo Codes

[1]  P. Urard,et al.  A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Filippo Speziali,et al.  Scalable and area efficient concurrent interleaver for high throughput turbo-decoders , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[3]  Sergio Benedetto,et al.  Mapping interleaving laws to parallel turbo decoder architectures , 2004, IEEE Communications Letters.

[4]  Luciano Lavagno,et al.  Implementation of a UMTS turbo decoder on a dynamically reconfigurable platform , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Tughrul Arslan,et al.  Low power VLSI implementation of the map decoder for turbo codes through forward recursive calculation of reverse state metrics , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[6]  P.G. Gulak,et al.  A 13.3Mb/s 0.35/spl mu/m CMOS analog turbo decoder IC with a configurable interleaver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Liesbet Van der Perre,et al.  A low power high speed parallel concatenated turbo-decoding architecture , 2003 .

[8]  Naresh R. Shanbhag,et al.  VLSI architectures for SISO-APP decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Kwyro Lee,et al.  Reverse tracing of forward state metric in Log-Map and MAX-Log-MAP decoders , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  Kwyro Lee,et al.  Implementation of a parallel turbo decoder with dividable interleaver , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  Sanjay Attri,et al.  A simplified and efficient implementation of FPGA-based turbo decoder , 2003, Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003..

[12]  Norbert Wehn,et al.  Concurrent interleaving architectures for high-throughput channel coding , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[13]  Norbert Wehn,et al.  Communication centric architectures for turbo-decoding on embedded multiprocessors , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[14]  In-Cheol Park,et al.  A programmable turbo decoder for multiple 3G wireless standards , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  M. Bickerstaff,et al.  A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[16]  Norbert Wehn,et al.  Optimized concurrent interleaving architecture for high-throughput turbo-decoding , 2002, 9th International Conference on Electronics, Circuits and Systems.

[17]  Keshab K. Parhi,et al.  Area-efficient high-speed decoding schemes for turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Liesbet Van der Perre,et al.  A class of power efficient VLSI architectures for high speed turbo-decoding , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[19]  Kwyro Lee,et al.  Design of dividable interleaver for parallel decoding in turbo codes , 2002 .

[20]  Gianluca Piccinini,et al.  Architectural strategies for low-power VLSI turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Xiao-Jun Zeng,et al.  Design and implementation of a turbo decoder for 3G W-CDMA systems , 2002, IEEE Trans. Consumer Electron..

[22]  A. Giulietti,et al.  Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements , 2002 .

[23]  Francky Catthoor,et al.  Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .

[25]  Chi-Ying Tsui,et al.  Reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Sergio Benedetto,et al.  Design of fixed-point iterative decoders for concatenated codes with interleavers , 2000, Globecom '00 - IEEE. Global Telecommunications Conference. Conference Record (Cat. No.00CH37137).

[27]  Norbert Wehn,et al.  A high-speed MAP architecture with optimized memory size and power consumption , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[28]  Daniel J. Costello,et al.  New deterministic interleaver designs for turbo codes , 2000, IEEE Trans. Inf. Theory.

[29]  Yufei Wu,et al.  Forward computation of backward path metrics for MAP decoder , 2000, VTC2000-Spring. 2000 IEEE 51st Vehicular Technology Conference Proceedings (Cat. No.00CH37026).

[30]  Keshab K. Parhi,et al.  VLSI implementation issues of TURBO decoder design for wireless applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[31]  Wayne E. Stark,et al.  Performance optimization of VLSI transceivers for low-energy communications systems , 1999, MILCOM 1999. IEEE Military Communications. Conference Proceedings (Cat. No.99CH36341).

[32]  Mani B. Srivastava,et al.  Adaptive control of wireless multimedia links , 1999, WCNC. 1999 IEEE Wireless Communications and Networking Conference (Cat. No.99TH8466).

[33]  Massimo Ruo Roch,et al.  VLSI architectures for turbo codes , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[34]  Francky Catthoor,et al.  Energy efficient data transfer and storage organization for a MAP turbo decoder module , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[35]  Hans-Andrea Loeliger,et al.  Decoding in analog VLSI , 1999, IEEE Commun. Mag..

[36]  H. Loeliger,et al.  Probability propagation and decoding in analog VLSI , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[37]  Dariush Divsalar,et al.  Soft-input soft-output modules for the construction and distributed iterative decoding of code networks , 1998, Eur. Trans. Telecommun..

[38]  Andrew J. Viterbi,et al.  An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[39]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[40]  Dariush Divsalar,et al.  Soft-output decoding algorithms for continuous decoding of parallel concatenated convolutional codes , 1996, Proceedings of ICC/SUPERCOMM '96 - International Conference on Communications.

[41]  Heinrich Meyr,et al.  Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding , 1995, Proceedings of 6th International Symposium on Personal, Indoor and Mobile Radio Communications.

[42]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[43]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[44]  Andries P. Hekstra,et al.  An alternative to metric rescaling in Viterbi decoders , 1989, IEEE Trans. Commun..

[45]  F. Jelinek,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[46]  Luciano Lavagno,et al.  Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[47]  V. Derudder,et al.  A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (turbo-) CODEC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[48]  J. Steensma,et al.  FPGA implementation of a 3GPP turbo codec , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[49]  Massimo Ruo Roch,et al.  A 50 Mbit/s iterative turbo-decoder , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[50]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[51]  H. De Man,et al.  Adaptive turbo decoding for indoor wireless communication , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[52]  Sorin Adrian Barbulescu,et al.  ITERATIVE DECODING OF TURBO CODES AND OTHER CONCATENATED CODES , 1996 .