From Design Validation to Hardware Testing: A Unified Approach

In this paper we propose a new approach that addresses both the problems of design validation and hardware testing since the early stages of the design flow. The approach consists in adapting the mutation testing, a software method, to circuits described in VHDL. At the functional level, the approach behaves as a design validation method and at the hardware level as a classical ATPG. Standard software test metrics are used for assessing the quality of the design validation process, and the hardware fault coverage for assessing the test quality at the hardware level. An enhancement process that allows design validation to be efficiently reused for hardware testing is detailed. The approach is shown to be efficient upon a set of representative circuits.

[1]  Richard J. Lipton,et al.  Hints on Test Data Selection: Help for the Practicing Programmer , 1978, Computer.

[2]  Premachandran R. Menon,et al.  Test Generation Algorithms for Computer Hardware Description Languages , 1982, IEEE Transactions on Computers.

[3]  Chantal Robach,et al.  From specification validation to hardware testing: a unified method , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[4]  John P. Hayes,et al.  High-level test generation using physically-induced faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[5]  Stephen Y. H. Su,et al.  The S-Algorithm: A Promising Solution for Systematic Functional Test Generation , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Sumit Ghosh,et al.  On behavior fault modeling for digital designs , 1991, J. Electron. Test..

[7]  James R. Armstrong,et al.  B-algorithm: a behavioral test generation algorithm , 1994, Proceedings., International Test Conference.

[8]  A. Jefferson Offutt,et al.  Constraint-Based Automatic Test Data Generation , 1991, IEEE Trans. Software Eng..

[9]  J.R. Armstrong Chip-level modeling with HDLs , 1988, IEEE Design & Test of Computers.