Design and Implementation of Open‐Loop Clock Recovery Circuit for 39.8 Gb/s and 42.8 Gb/s Dual‐Mode Operation

This paper proposes an open-loop clock recovery circuit (CRC) using two high-Q dielectric resonator (DR) filters for 39.8 Gb/s and 42.8 Gb/s dual-mode operation. The DR filters are fabricated to obtain high Q-values of approximately 950 at the 40 GHz band and to suppress spurious resonant modes up to 45 GHz. The CRC is implemented in a compact module by integrating the DR filters with other circuits in the CRC. The peak-to-peak and RMS jitter values of the clock signals recovered from 39.8 Gb/s and 42.8 Gb/s pseudo-random binary sequence (PRBS) data with a word length of 2 31 -1 are less than 2.0 ps and 0.3 ps, respectively. The peak-to-peak amplitudes of the recovered clocks are quite stable and within the range of 2.5 V to 2.7 V, even when the input data signals vary from 150 mV to 500 mV. Error-free operation of the 40 Gb/s-class optical receiver with the dual-mode CRC is confirmed at both 39.8 Gb/s and 42.8 Gb/s data rates.

[1]  Atilio Gameiro,et al.  10 Gbit/s timing recovery circuit using dielectric resonator and active bandpass filters , 1992 .

[2]  P. R. Trischitta,et al.  Optical Fiber Repeatered Transmission Systems Utilizing SAW Filters , 1982 .

[3]  K. Hagimoto,et al.  Multigigabit-per-second optical baseband transmission system , 1988 .

[4]  D. Pozar.  Microwave Engineering , 1990 .

[5]  K. Hagimoto,et al.  8-Gbit/s retiming circuit using dielectric resonator filter and active band-pass filter for optical regenerator , 1988 .

[6]  Kevin T. Kornegay,et al.  SiGe Using a Low-Voltage Logic Family , 2005 .

[7]  K. Krishnamurthy,et al.  43 Gb/s decision circuits in InP DHBT technology , 2004, IEEE Microwave and Wireless Components Letters.

[8]  J. Minowa,et al.  800 MHz s.a.w. timing filter for optical fibre transmission system , 1980 .

[9]  Kimikazu Sano,et al.  Fully monolithic integrated 43 Gbit/s clock and data recovery circuit in InP HEMT technology , 2001 .

[10]  Kwang-Seong Choi,et al.  Right-Angle-Bent CPW for the Application of the Driver-Amplifier-Integrated 40 Gbps TW-EML Module , 2006 .

[11]  R. D. Standley,et al.  2 Gbit/s timing recovery circuit using dielectric resonator filter , 1987 .

[12]  Atilio Gameiro,et al.  20 Gbit/s DR based timing recovery circuit , 1994 .

[13]  C. Fields,et al.  A packaged 43-Gb/s clock and data recovery IC , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[14]  V. Condito,et al.  40-43-Gb/s OC-768 16: 1 MUX/CMU chipset with SFI-5 compliance , 2003, IEEE J. Solid State Circuits.

[15]  H. Nosaka,et al.  A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector , 2004, IEEE Journal of Solid-State Circuits.

[16]  T. Otsuji,et al.  A novel clock recovery circuit for fully monolithic integration , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[17]  Yong-Hwan Kwon,et al.  Fabrication of 40 Gb/s Front‐End Optical Receivers Using Spot‐Size Converter Integrated Waveguide Photodiodes , 2005 .

[18]  C. Schulien,et al.  Clock and data recovery IC for 40 Gb/s fiber-optic receiver , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[19]  K. Runge,et al.  High speed circuit technology for multi-gigabit/sec optical communication systems , 1988, IEEE International Conference on Communications, - Spanning the Universe..

[20]  Christodoulos Chamzas,et al.  Timing Recovery with SAW Transversal Filters in the Regenerators of Undersea Long-Haul Fiber Transmission Systems , 1984, IEEE J. Sel. Areas Commun..