A device level negative feedback in the emitter line of SCR-structures as a method to realize latch-up free ESD protection

The practical goal of this study is to develop an efficient design solution for the control of the holding voltage of thyristor-type structures (ones operating in the left part of S-shape I-V characteristic), thereby making them suitable for use in mixed-signal and in power supply protection circuits. This specific design is applied to the cascoded LVTSCR structures and validated on the basis of ESD test structures and I/O cells. The research objective was to control the avalanche-injection conductivity modulation by the emitter injection of the device level, thereby achieving control of the section of the S-shape I-V curve responsible for the holding voltage.

[1]  Young-June Park,et al.  Two-dimensional device simulation program: 2DP , 1985 .

[2]  Elyse Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[3]  Sheng-Lyang Jang,et al.  MOSFET triggering silicon controlled rectifiers for electrostatic discharge protection circuits , 2001 .

[4]  Ming-Dou Ker,et al.  Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger , 2000 .

[5]  A. Amerasekera,et al.  Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits , 1995, Proceedings of International Electron Devices Meeting.

[6]  Andrzej J. Strojwas,et al.  Perspectives on technology and technology-driven CAD , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Wolfgang Fichtner,et al.  Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase , 2000 .

[8]  E. Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000 .

[9]  Koen G. Verhaege,et al.  High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  V. F. Sinkevitch,et al.  Electrical instability and filamentation in ggMOS protection structures , 1997 .

[11]  Timothy J. Maloney,et al.  Basic ESD and I/O Design , 1998 .

[12]  V.A. Vashchenko,et al.  Increasing the ESD protection capability of over-voltage NMOS structures by comb-ballasting region design , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[13]  A. Joseph,et al.  Electrostatic discharge characterization of epitaxial-base silicon-germanium heterojunction bipolar transistors , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[14]  G. Reimbold,et al.  An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures. , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[15]  Vladislav Vashchenko,et al.  Technology CAD evaluation of BiCMOS protection structures operation including spatial thermal runaway , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[16]  G. Reimbold,et al.  An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures , 1998 .

[17]  A. Concannon,et al.  Comparison of ESD protection capability of lateral BJT, SCR and bidirectional. SCR for hi-voltage BiCMOS circuits , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[18]  V. F. Sinkevitch,et al.  Negative differential conductivity and isothermal drain breakdown of the GaAs MESFET , 1996 .

[19]  T. Smedes,et al.  The impact of substrate resistivity on ESD protection devices , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.