Behavior-Level Analysis of a Successive Stochastic Approximation Analog-to-Digital Conversion System for Multi-Channel Biomedical Data Acquisition

[1]  Thomas Burger,et al.  A DC-connectable multi-channel biomedical data acquisition ASIC with mains frequency cancellation , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[2]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[4]  Stephan Henker,et al.  Modelling of capacitor mismatch and non-linearity effects ini charge redistribution SAR ADCs , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[5]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[6]  Toshimasa Matsuoka,et al.  An offset distribution modification technique of stochastic flash ADC , 2016, IEICE Electron. Express.

[7]  Frank Moss,et al.  Stochastic Resonance in Ensembles of Nondynamical Elements: The Role of Internal Noise , 1997 .

[8]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[9]  Keiji Tatsumi,et al.  逆誤差補正とベイズ回帰を用いた高精度逐次比較型A/D変換器の誤差補正追加学習;逆誤差補正とベイズ回帰を用いた高精度逐次比較型A/D変換器の誤差補正追加学習;Incremental Learning for a Calibration of a High-precision SAR-ADC by using the Inverse Calibration and Bayesian Regression , 2016 .

[10]  Luca Benini,et al.  A Reconfigurable 5-to-14 bit SAR ADC for Battery-Powered Medical Instrumentation , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Toshimasa Matsuoka,et al.  Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[12]  Keiji Tatsumi,et al.  ベイズ線形回帰を用いた高精度逐次比較型 A/D 変換器の誤差補正のための追加学習法;ベイズ線形回帰を用いた高精度逐次比較型 A/D 変換器の誤差補正のための追加学習法;Incremental Learning for a Calibration of a High-precision SAR-ADC by Using the Bayesian Linear Regression , 2016 .

[13]  Toshimasa Matsuoka,et al.  Application of Noise-Enhanced Detection of Subthreshold Signals for Communication Systems , 2009, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[14]  Toshimasa Matsuoka,et al.  Design of a high‐speed‐sampling stochastic flash analog‐to‐digital converter using device mismatch , 2013 .

[15]  Nasser M. Nasrabadi,et al.  Pattern Recognition and Machine Learning , 2006, Technometrics.

[16]  Toshimasa Matsuoka,et al.  A Delta-Sigma ADC with Stochastic Quantization , 2015, IPSJ Trans. Syst. LSI Des. Methodol..

[17]  Colin Lyden,et al.  An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[18]  Jae-Yoon Sim,et al.  A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Amir Zjajo,et al.  Digital Adaptive Calibration of Multi-Step Analog to Digital Converters , 2012, J. Low Power Electron..

[20]  Arthur H. M. van Roermund,et al.  11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[21]  Carson C. Chow,et al.  Stochastic resonance without tuning , 1995, Nature.

[22]  Paolo Carbone,et al.  Stochastic-flash analog-to-digital conversion , 1998, IEEE Trans. Instrum. Meas..

[23]  Atila Alvandpour,et al.  Utilizing Process Variations for Reference Generation in a Flash ADC , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Toshimasa Matsuoka,et al.  Design of a 500-MS/s stochastic signal detection circuit using a non-linearity reduction technique in a 65-nm CMOS process , 2011, IEICE Electron. Express.