Clock, Flip-Flop, and Combinatorial Logic Contributions to the SEU Cross Section in 90 nm ASIC Technology

Utilizing an application specific integrated circuit (ASIC) with 140 different shift chains, and a wide variety of test modes, a design of experiments (DOE) approach was used to characterize a commercial 90 nm CMOS technology for its sensitivity to single event effects (SEE). The variables characterized included: well structure on the wafer, density of well contacts, logic data pattern, angle of indicence, flip-flop redundancy, variation in sensitive node spacing, and the effect of transients as a function of combinatorial logic type. Analysis of the cross section contribution from the clock, flip-flop and SET target circuitry showed that any hardening technique used in a production integrated circuit may be limited in its effectiveness due to other circuits and logic in the integrated circuit.

[1]  H. Shah,et al.  Enhanced TID Susceptibility in Sub-100 nm Bulk CMOS I/O Transistors and Circuits , 2007, IEEE Transactions on Nuclear Science.

[2]  D. McMorrow,et al.  The contribution of nuclear reactions to heavy ion single event upset cross-section measurements in a high-density SEU hardened SRAM , 2005, IEEE Transactions on Nuclear Science.

[3]  A.F. Witulski,et al.  Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing , 2007, IEEE Transactions on Nuclear Science.

[4]  O.A. Amusan,et al.  Propagating SET Characterization Technique for Digital CMOS Libraries , 2006, IEEE Transactions on Nuclear Science.

[5]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[6]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[7]  P.H. Eaton,et al.  Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.

[8]  L.T. Clark,et al.  An Area and Power Efficient Radiation Hardened by Design Flip-Flop , 2006, IEEE Transactions on Nuclear Science.

[9]  T. R. Oldham,et al.  Ionization of SiO2 by Heavy Charged Particles , 1981, IEEE Transactions on Nuclear Science.

[10]  peixiong zhao,et al.  Single Event Mechanisms in 90 nm Triple-Well CMOS Devices , 2008, IEEE Transactions on Nuclear Science.

[11]  H. Puchner,et al.  Alpha-particle SEU performance of SRAM with triple well , 2004, IEEE Transactions on Nuclear Science.

[12]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[13]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[14]  M.J. Gadlage,et al.  Comparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process , 2005, IEEE Transactions on Nuclear Science.

[15]  G. Gasiot,et al.  Impacts of front-end and middle-end process modifications on terrestrial soft error rate , 2005, IEEE Transactions on Device and Materials Reliability.

[16]  M. Shea,et al.  CREME96: A Revision of the Cosmic Ray Effects on Micro-Electronics Code , 1997 .

[17]  M. Shoga,et al.  Double upsets from glancing collisions: a simple model verified with flight data (SRAM) , 1992 .

[18]  Bharat L. Bhuva,et al.  Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic , 2003 .

[19]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[20]  P. Chu,et al.  SEU Cross Sections of Hardened and Unhardened SiGe Circuits , 2006, IEEE Transactions on Nuclear Science.