A deterministic approach for hardware fault injection in asynchronous QDI logic

This paper presents a new approach for hardware based fault injection in Quasi Delay Insensitive (QDI) asynchronous circuits. Configurable saboteurs are placed at points of interest in the circuit and allow to inject various types of faults on an arbitrary number of signals. These saboteurs not only redefine the logic value of a faulty signal but also the exact moment of the fault occurrence. In asynchronous logic, signal events rather than time are used to trigger on a circuit's state. Our concept allows to precisely control the order of concurrent signal events. It can be shown that the fault sensitivity highly depends on that event ordering. Thereby a deterministic and reproducible investigation of QDI circuits in the presence of transient and permanent faults in hardware is obtained. The work is evaluated by fault injection experiments on different circuits.

[1]  Kaushik Roy,et al.  Process Variations and Process-Tolerant Design , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[2]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[3]  Dan Alexandrescu,et al.  Simulating Single Event Transients in VDSM ICs for Ground Level Radiation , 2004, J. Electron. Test..

[4]  Sara Blanc,et al.  Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Régis Leveugle,et al.  Asynchronous circuits sensitivity to fault injection , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[6]  Régis Leveugle,et al.  Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic , 2006, IEEE Transactions on Computers.

[7]  Alfredo Benso,et al.  Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[8]  David L. Dill,et al.  Efficient self-timing with level-encoded 2-phase dual-rail (LEDR) , 1991 .

[9]  Marcus Jeitler,et al.  FuSE - a hardware accelerated HDL fault injection tool , 2009, 2009 5th Southern Conference on Programmable Logic (SPL).

[10]  Andreas Steininger,et al.  Is Asynchronous Logic More Robust Than Synchronous Logic? , 2009, IEEE Transactions on Dependable and Secure Computing.

[11]  Anthony J. McAuley.  Four State Asynchronous Architectures , 1992, IEEE Trans. Computers.

[12]  Gilles Sicard,et al.  Comparing transient-fault effects on synchronous and on asynchronous circuits , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[13]  J. J. Serrano,et al.  Experimental validation of high-speed fault-tolerant systems using physical fault injection , 1999, Dependable Computing for Critical Applications 7.

[14]  A.-A. Salehpour,et al.  An Efficient Fault Simulator for QDI Asynchronous Circuits , 2008, 2008 4th Southern Conference on Programmable Logic.

[15]  Rajit Manohar,et al.  Fault detection and isolation techniques for quasi delay-insensitive circuits , 2004, International Conference on Dependable Systems and Networks, 2004.

[16]  Régis Leveugle,et al.  Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments , 2003, J. Electron. Test..