Different Failure signatures of multiple TLP and HBM Stresses in an ESD robust protection structure
暂无分享,去创建一个
N. Nolhier | P. Perdu | V. Pouget | M. Bafleur | N. Guitard | D. Trémouilles | D. Lewis | F. Essely | A. Touboul | N. Nolhier | M. Bafleur | P. Perdu | V. Pouget | F. Essely | A. Touboul | N. Guitard | D. Trémouilles | D. Lewis
[1] A. Amerasekera,et al. Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters , 1991 .
[2] Dean Lewis,et al. Time-resolved scanning of integrated circuits with a pulsed laser: application to transient fault injection in an ADC , 2004, IEEE Transactions on Instrumentation and Measurement.
[3] Kartikeya Mayaram,et al. Self-heating effects in basic semiconductor structures , 1993 .
[4] Nicolas Nolhier,et al. Design guidelines to achieve a very high ESD robustness in a self-biased NPN , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.
[5] C. T. Kirk,et al. A theory of transistor cutoff frequency (fT) falloff at high current densities , 1962, IRE Transactions on Electron Devices.
[6] D. K. Ferry,et al. Input power induced thermal effects related to transition time between avalanche and second breakdown in p-n silicon junctions , 1966 .
[7] Horst Gieser,et al. RISETIME EFFECTS OF HBM AND SQUARE PULSES TRANSISTORS ON THE FAILURE THRESHOLDS OF GGNMOS , 1996 .