Decomposing the Proof of Correctness of pipelined Microprocessors
暂无分享,去创建一个
Ganesh Gopalakrishnan | Ravi Hosabettu | Mandayam K. Srivas | M. Srivas | G. Gopalakrishnan | Ravi Hosabettu
[1] Kunle Olukotun,et al. A scalable formal verification methodology for pipelined microprocessors , 1996, 33rd Design Automation Conference Proceedings, 1996.
[2] Natarajan Shankar,et al. Formal Verification for Fault-Tolerant Architectures: Prolegomena to the Design of PVS , 1995, IEEE Trans. Software Eng..
[3] Jun Sawada,et al. Trace Table Based Approach for Pipeline Microprocessor Verification , 1997, CAV.
[4] Mandayam K. Srivas,et al. Applying formal verification to the AAMP5 microprocessor: A case study in the industrial use of formal methods , 1996, Formal Methods Syst. Des..
[5] David Cyrluk,et al. Microprocessor Verification in PVS - A Methodology and Simple Example , 1993 .
[6] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[7] David L. Dill,et al. Automatic verification of Pipelined Microprocessor Control , 1994, CAV.
[8] Jerry R. Burch. Techniques for verifying superscalar microprocessors , 1996, DAC '96.
[9] David L. Dill,et al. Efficient validity checking for processor verification , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[10] Natarajan Shankar,et al. Effective Theorem Proving for Hardware Verification , 1994, TPCD.
[11] David L. Dill,et al. Validity Checking for Combinations of Theories with Equality , 1996, FMCAD.
[12] David Cyrluk,et al. Inverting the Abstraction Mapping: A Methodology for Hardware Verification , 1996, FMCAD.