Investigation of the Common Mode Voltage for a Neutral-Point-Clamped Multilevel Inverter Drive and its Innovative Elimination through SVPWM Switching-State Redundancy

The purpose of this paper is to provide a comprehensive Investigations and its control on the common mode Voltage (CMV) of the three-phase three-level neutral-point diode-clamped (NPC) multilevel inverter (MLI). A widespread space-vector pulse width modulation (SVPWM) technique to mitigate the perpetual problem of the NPC-MLI, the CMV, proposed. The proposed scheme is an effectual blend of nearest three vector (NTV) and selected three vector (STV) techniques. This scheme is capable to reduce the CMV without compromise the inverter output voltage and Total harmonics distraction (THD). CMV reduction achieved less than +Vdc/6 using the proposed vector selection procedure. The theoretical Investigations, the MATLAB software based computer simulation and Field Programmable Gate Array (FPGA) supported hardware corroboration have shown the superiority of the proposed technique over the conventional SVPWM schemes.

[1]  A.K. Gupta,et al.  A Space Vector Modulation Scheme to Reduce Common Mode Voltage for Cascaded Multilevel Inverters , 2007, IEEE Transactions on Power Electronics.

[2]  S. Raghu,et al.  Comparative Analysis of Different PWM Techniques to Reduce the Common Mode Voltage in Three-Level Neutral-Point-Clamped Inverters for Variable Speed Induction Drives , 2013 .

[3]  S. Jeevananthan,et al.  FPGA based practical implementation of NPC-MLI with SVPWM for an autonomous operation PV system with capacitor balancing , 2014 .

[4]  S. Jeevananthan,et al.  Vector selection approach-based hexagonal hysteresis space vector current controller for a three phase diode clamped MLI with capacitor voltage balancing , 2016 .

[5]  Hirofumi Akagi,et al.  A New Neutral-Point-Clamped PWM Inverter , 1981, IEEE Transactions on Industry Applications.

[6]  Baoming Ge,et al.  Medium-Voltage Multilevel Converters—State of the Art, Challenges, and Requirements in Industrial Applications , 2010, IEEE Transactions on Industrial Electronics.

[7]  C. Bharatiraja,et al.  FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel Inverter , 2016 .

[8]  C. Bharatiraja,et al.  Improved SVPWM vector selection approaches in OVM region to reduce common-mode voltage for three-level neutral point clamped inverter , 2016 .

[9]  Yves Gemeinder,et al.  Calculation of bearing and common-mode voltages for the prediction of bearing failures caused by EDM currents , 2011, 8th IEEE Symposium on Diagnostics for Electrical Machines, Power Electronics & Drives.

[10]  Hiralal M. Suryawanshi,et al.  Multilevel Inverter to Reduce Common Mode Voltage in AC Motor Drives Using SPWM Technique , 2011 .

[11]  F.C. Lee,et al.  Common-Mode Noise Reduction for Power Factor Correction Circuit With Parasitic Capacitance Cancellation , 2007, IEEE Transactions on Electromagnetic Compatibility.

[12]  D. Hyypio,et al.  Mitigation of bearing electro-erosion of inverter-fed motors through passive common-mode voltage suppression , 2003, IEEE Transactions on Industry Applications.

[13]  Philippe Baudesson,et al.  A New Carrier-Based PWM Providing Common-Mode-Current Reduction and DC-Bus Balancing for Three-Level Inverters , 2007, IEEE Transactions on Industrial Electronics.

[14]  K. Gopakumar,et al.  Three-Level Inverter Scheme With Common Mode Voltage Elimination and DC Link Capacitor Voltage Balancing for an Open-End Winding Induction Motor Drive , 2006, IEEE Transactions on Power Electronics.

[15]  Doyle F. Busse,et al.  Bearing currents and their relationship to PWM drives , 1997 .

[16]  M. Renge,et al.  Five-Level Diode Clamped Inverter to EliminateCommon Mode Voltage and Reduce $dv/dt$ inMedium Voltage Rating Induction Motor Drives , 2008, IEEE Transactions on Power Electronics.