Systematic electrical characteristics of ideal rectangular cross section Si-Fin channel double-gate MOSFETs fabricated by a wet process

The electrical characteristics of ideal rectangular cross section Si-Fin channel double-gate MOSFETs (FXMOSFETs) fabricated by a wet process have experimentally and systematically been investigated. The almost ideal S-slope of 64 mV/decade was obtained for the fabricated 20 nm Si-Fin and 125 nm gate-length FXMOSFET. This excellent subthreshold characteristic shows that the quality of the rectangular Si-Fin channel with (111)-oriented sidewall is good enough to realize high-performance FXMOSFETs. The current and transconductance multiplication accurately proportional to a number of 30 nm Si-Fin channels was confirmed in the fabricated multi-fin FXMOSFETs. The systematic investigation of the electrical characteristics of the fabricated FXMOSFETs in the 20-110-nm Si-Fin and 2.3-5.2-nm gate oxide regimes reveals that short-channel effects can be effectively suppressed by reducing the Si-Fin thickness to 20 nm or less. The developed processes are quite attractive for fabrication of ultranarrow Si-Fin channel double-gate MOSFETs.

[1]  J. Treichler,et al.  Triple-self-aligned, planar double-gate MOSFETs: devices and circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Tetsu Tanaka,et al.  Analysis of p/sup +/ poly Si double-gate thin-film SOI MOSFETs , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[3]  James D. Plummer,et al.  Characterization of surface mobility on the sidewalls of dry-etched trenches , 1988, Technical Digest., International Electron Devices Meeting.

[4]  Kenji Kurihara,et al.  Fabrication of sub‐10‐nm silicon lines with minimum fluctuation , 1995 .

[5]  M. Masahara,et al.  Ideal rectangular cross-section Si-Fin channel double-gate MOSFETs fabricated using orientation-dependent wet etching , 2003, IEEE Electron Device Letters.

[6]  Bin Yu,et al.  FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.

[7]  Kok Wai Wong,et al.  Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation , 2002, Digest. International Electron Devices Meeting,.

[8]  Jong-Tea Park,et al.  Pi-Gate SOI MOSFET , 2001, IEEE Electron Device Letters.

[9]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[10]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET , 1989, International Technical Digest on Electron Devices Meeting.

[11]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[12]  J. Bokor,et al.  FinFET process refinements for improved mobility and gate work function engineering , 2002, Digest. International Electron Devices Meeting,.

[13]  Y. Tosaka,et al.  Scaling theory for double-gate SOI MOSFET's , 1993 .

[14]  Takao Yonehara,et al.  Epitaxial layer transfer by bond and etch back of porous Si , 1994 .

[15]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[16]  H.-S.P. Wong,et al.  Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[17]  U. Langmann,et al.  Short-channel vertical sidewall MOSFETs , 2001 .

[18]  Y. Yeo,et al.  25 nm CMOS Omega FETs , 2002, Digest. International Electron Devices Meeting,.

[19]  Chenming Hu,et al.  Sub-20 nm CMOS FinFET technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[20]  James D. Plummer,et al.  A simple model for threshold voltage of surrounding-gate MOSFET's , 1998 .

[21]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[22]  S. Furukawa,et al.  Silicon-on-Insulator , 1985 .

[23]  H.-S.P. Wong,et al.  Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[24]  Fumio Horiguchi,et al.  High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.

[25]  Chenming Hu,et al.  A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[26]  Kenichi Ishii,et al.  Experimental Fabrication of XMOS Transistors Using Lateral Solid-Phase Epitaxy of CVD Silicon Films , 1990 .

[27]  J. Colinge,et al.  Silicon-on-insulator 'gate-all-around device' , 1990, International Technical Digest on Electron Devices.

[28]  T. Makino,et al.  Fabrication of 2-nm-wide silicon quantum wires through a combination of a partially-shifted resist pattern and orientation-dependent etching , 1997 .

[29]  Kenichi Ishii,et al.  Suppressed threshold voltage roll-off characteristic of 40 nm gate length ultrathin SOI MOSFET , 1998 .

[30]  Hiroshi Hiroshima,et al.  Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs , 2000 .

[31]  Yuan Taur,et al.  Design and performance considerations for sub-0.1 /spl mu/m double-gate SOI MOSFET'S , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[32]  G. Pei,et al.  FinFET design considerations based on 3-D simulation and analytical modeling , 2002 .

[33]  Chenming Hu,et al.  Sub-60-nm quasi-planar FinFETs fabricated using a simplified process , 2001, IEEE Electron Device Letters.

[34]  Kenichi Ishii,et al.  Fin-Type Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistors Fabricated by Orientation-Dependent Etching and Electron Beam Lithography , 2003 .

[35]  T. Sekigawa,et al.  Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[36]  T. Matsukawa,et al.  15-nm-thick Si channel wall vertical double-gate MOSFET , 2002, Digest. International Electron Devices Meeting,.