A low-power, 9-Bit, 1.2 ps resolution two-step time-to-digital converter in 65 nm CMOS
暂无分享,去创建一个
[1] Antonio Liscidini,et al. Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.
[2] M.Z. Straayer,et al. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.
[3] Jae-Yoon Sim,et al. A 1GHz ADPLL with a 1.25ps minimum-resolution sub-exponent TDC in 0.18µm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[4] Jae-Yoon Sim,et al. A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 $\mu$ m CMOS , 2010, IEEE Journal of Solid-State Circuits.
[5] Michael P. Flynn,et al. A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.
[6] SeongHwan Cho,et al. A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register , 2014, IEEE Journal of Solid-State Circuits.
[7] A.A. Abidi,et al. A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.
[8] Stephan Henzler,et al. 90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.