ON HANDLING OF INCREMENTAL FLOORPLANNING FOR 3D ICS

[1]  Yao-Wen Chang,et al.  TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.

[2]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[3]  Maolin Tang,et al.  A Slicing Structure Representation for the Multi-layer Floorplan Layout Problem , 2004, EvoWorkshops.

[4]  Majid Sarrafzadeh,et al.  An incremental floorplanner , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[5]  Yici Cai,et al.  Hierarchical 3-D Floorplanning Algorithm for Wirelength Optimization , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Evangeline F. Y. Young,et al.  Block alignment in 3D floorplan using layered TCG , 2006, GLSVLSI '06.

[7]  Sung Kyu Lim,et al.  Multi-layer floorplanning for reliable system-on-package , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).