Future memory technology: challenges and opportunities
暂无分享,去创建一个
[1] H.J. Kim,et al. S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[2] Kinam Kim,et al. A 64-Cell NAND Flash Memory with Asymmetric S/D Structure for Sub-40nm Technology and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[3] Y.S. Lee,et al. A mechanically enhanced storage node for virtually unlimited height (MESH) capacitor aiming at sub 70nm DRAMs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[4] Kinam Kim,et al. DRAM technology perspective for gigabit era , 1998 .
[5] Kinam Kim,et al. Highly reliable 50nm contact cell technology for 256Mb PRAM , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[6] K. Ohyu,et al. Lattice strain design in W/WN/poly-Si gate DRAM for improving data retention time , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..