Emerging Technologies - NanoMagnets Logic (NML)

In the last decades CMOS technology has ruled the electronic scenario thanks to the constant scaling of transistor sizes. With the reduction of transistor sizes circuit area decreases, clock frequency increases and power consumption decreases accordingly. However CMOS scaling is now approaching its physical limits and many believe that CMOS technology will not be able to reach the end of the Roadmap. This is mainly due to increasing difficulties in the fabrication process, that is becoming very expensive, and to the unavoidable impact of leakage losses, particularly thanks to gate tunnel current. In this scenario many alternative technologies are studied to overcome the limitations of CMOS transistors. Among these possibilities, magnetic based technologies, like NanoMagnet Logic (NML) are among the most interesting. The reason of this interest lies in their magnetic nature, that opens up entire new possibilities in the design of logic circuits, like the possibility to mix logic and memory in the same device. Moreover they have no standby power consumption and potentially a much lower power consumption of CMOS transistors. In literature NML logic is well studied and theoretical and experimental proofs of concept were already found. However two important points are not enough considered in the analysis approach followed by most of the work in literature. First of all, no complex circuits are analyzed. NML logic is very different from CMOS technologies, so to completely understand the potential of this technology it is mandatory to investigate complex architectures. Secondly, most of the solutions proposed do not take into account the constraints derived from fabrication process, making them unrealistic and difficult to be fabricated experimentally. This thesis focuses therefore on NML logic keeping into account these two important limitations in the research approach followed in literature. The aim is to obtain a complete and accurate overview of NML logic, finding realistic circuital solutions and trying to improve at the same time their performance. After a brief and complete introduction (Chapter 1), the thesis is divided in two parts, which cover the two fundamental points followed in this three years of research: A circuits architecture analysis and a technological analysis. In the architecture analysis first an innovative VHDL model is described in Chapter 2. This model is extensively used in the analysis because it allows fast simulation of complex circuits, with, at the same time, the possibility to estimate circuit per- formance, like area and power consumption. In Chapter 3 the problem of signals synchronization in complex NML circuits is analyzed and solved, using as benchmark a simple but complete NML microprocessor. Different solutions based on asynchronous logic are studied and a new asynchronous solution, specifically designed to exploit the potential of NML logic, is developed. In Chapter 4 the layout of NML circuits is studied on a more physical level, considering the limitations of fabrication processes. The layout of NML circuits is therefore changed accordingly to these constraints. Secondly CMOS circuits architectures are compared to more simple architectures, evaluating therefore which one is more suited for NML logic. Finally the problem of interconnections in NML technology is analyzed and solutions to improve it are found. In Chapter 5 the problem of feedback signals in heavy pipelined technologies, like NML, is studied. Solutions to improve performances and synchronize signals are developed. Systolic arrays are then analyzed as possible candidate to exploit NML potential. Finally in Chapter 6 ToPoliNano, a simulator dedicated to NML and other emerging technologies, that we are developing, is described. This simulator allows to follow the same top-down approach followed for CMOS technology. The layout generator and the simulation engine are detailed described. In the first chapter of the technological analysis (Chapter 7), the performance of NML logic is explored throughout low level simulations. The aim is to understand if these circuits can be fabricated with optical lithography, allowing therefore the commercial development of NML logic. Basic logic gates and the clock system are there analyzed from a low level perspective. In Chapter 8 an innovative electric clock system for NML technology is shown and the first experimental results are reported. This clock system allows to achieve true low power for NML technology, obtaining a reduction of power consumption of 20 times considering the best CMOS transistors available. This power consumption takes into account all the losses, also the clock system losses. Moreover the solution presented can be fabricated with current technological processes. The research work behind this thesis represents an important breakthrough in NML logic. The solutions here presented allow the design and fabrication of complex NML circuits, considering the particular characteristics of this technology and considerably improving the performance. Moreover the technological solutions here presented allow the design and fabrication of circuits with available fabrication process with a considerable advantage over CMOS in terms of power consumption. This thesis represents therefore a considerable step froward in the study and development of NML technology

[1]  A. Sangiovanni-Vincentelli,et al.  The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.

[2]  Deborah C. Wang Novel routing schemes for IC layout part I: two-layer channel routing , 1991, 28th ACM/IEEE Design Automation Conference.

[3]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[4]  P. D. Tougaw,et al.  Dynamic behavior of quantum cellular automata , 1996 .

[5]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[6]  M J Donahue,et al.  OOMMF User's Guide, Version 1.0 , 1999 .

[7]  W. Porod,et al.  Signal processing with near-neighbor-coupled time-varying quantum-dot arrays , 2000 .

[8]  Michael T. Niemier,et al.  A design of and design tools for a novel quantum dot based microprocessor , 2000, Proceedings 37th Design Automation Conference.

[9]  Alexei O. Orlov,et al.  Clocked quantum-dot cellular automata devices: experimental studies , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).

[10]  Wolfgang Porod,et al.  Simulation of Field Coupled Computing Architectures Based on Magnetic Dot Arrays , 2002 .

[11]  Jieying Jiao,et al.  Building blocks for the molecular expression of quantum cellular automata. Isolation and characterization of a covalently bonded square array of two ferrocenium and two ferrocene complexes. , 2003, Journal of the American Chemical Society.

[12]  Werner Scholz,et al.  Scalable parallel micromagnetic solvers for magnetic nanostructures , 2003 .

[13]  C. Lent,et al.  Clocked molecular quantum-dot cellular automata , 2003 .

[14]  Gary H. Bernstein,et al.  Operation of a quantum-dot cellular automata (QCA) shift register and analysis of errors , 2003 .

[15]  C. Lent,et al.  Molecular quantum cellular automata cells. Electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular quantum cellular automata. , 2003, Journal of the American Chemical Society.

[16]  David A. Ritchie,et al.  Realization of quantum-dot cellular automata using semiconductor quantum dots , 2003 .

[17]  W. Porod,et al.  Power dissipation in nanomagnetic logic devices , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[18]  E.W. Johnson,et al.  Incorporating standard CMOS design Process methodologies into the QCA logic design process , 2004, IEEE Transactions on Nanotechnology.

[19]  Lent,et al.  Theoretical study of molecular quantum dot cellular automata , 2004 .

[20]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .

[21]  Graham A. Jullien,et al.  Simple 4-bit processor based on quantum-dot cellular automata (QCA) , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[22]  Alexandra Imre,et al.  Experimental study of nanomagnets for magnetic quantum-dot cellular automata (MQCA) logic applications , 2005 .

[23]  Kang L. Wang,et al.  Multi-functional edge driven nano-scale cellular automata based on semiconductor tunneling nano-structure with a self-assembled quantum dot layer , 2005 .

[24]  Sung Kyu Lim,et al.  Partitioning and placement for buildable QCA circuits , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[25]  W. Porod,et al.  Magnetic Logic Devices Based on Field-Coupled Nanomagnets , 2005, 2005 International Semiconductor Device Research Symposium.

[26]  Fabrizio Lombardi,et al.  HDLQ: A HDL environment for QCA design , 2006, JETC.

[27]  Hsuen‐Li Chen,et al.  Fabrication of nanoscale PtOx/PZT/PtOx capacitors by e-beam lithography and plasma etching with photoresist mask , 2006 .

[28]  Sung Kyu Lim,et al.  Node duplication and routing algorithms for quantum-dot cellular automata circuits , 2006 .

[29]  Joel L. Schiff,et al.  Cellular Automata: A Discrete View of the World (Wiley Series in Discrete Mathematics & Optimization) , 2007 .

[30]  H. Fangohr,et al.  A Systematic Approach to Multiphysics Extensions of Finite-Element-Based Micromagnetic Simulations: Nmag , 2007, IEEE Transactions on Magnetics.

[31]  L. Sousa,et al.  QCA-LG: A tool for the automatic layout generation of QCA combinational circuits , 2007, Norchip 2007.

[32]  Abbas Vafaei,et al.  Designing QCA Delay-Insensitive Serial Adder , 2008, 2008 First International Conference on Emerging Trends in Engineering and Technology.

[33]  J. Bokor,et al.  Simulation studies of nanomagnet-based logic architecture. , 2008, Nano letters (Print).

[34]  Mariagrazia Graziano,et al.  A technology aware magnetic QCA NCL-HDL architecture , 2009, 2009 9th IEEE Conference on Nanotechnology (IEEE-NANO).

[35]  Tien-Kan Chung,et al.  Electric-field-induced reversible magnetic single-domain evolution in a magnetoelectric thin film , 2009 .

[36]  Paolo Lugli,et al.  Clocking Schemes for Field Coupled Devices from Magnetic Multilayers , 2009, 2009 13th International Workshop on Computational Electronics.

[37]  Wolfgang Porod,et al.  Behavior of Nanomagnet Logic in the presence of thermal noise , 2010, 2010 14th International Workshop on Computational Electronics.

[38]  M. Pasquale,et al.  Magnetization Properties of FeTb Thin Films , 2010, IEEE Transactions on Magnetics.

[39]  Mohmmad T. Alam,et al.  On-Chip Clocking for Nanomagnet Logic Devices , 2010, IEEE Transactions on Nanotechnology.

[40]  Michael T. Niemier,et al.  Design and comparison of NML systolic architectures , 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures.

[41]  Mariagrazia Graziano,et al.  A flexible simulation methodology and tool for nanoarray-based architectures , 2010, 2010 IEEE International Conference on Computer Design.

[42]  M. Zamboni,et al.  An NCL-HDL Snake-Clock-Based Magnetic QCA Architecture , 2011, IEEE Transactions on Nanotechnology.

[43]  Xuanyao Fong,et al.  Ultra-Low Power Nanomagnet-Based Computing: A System-Level Perspective , 2011, IEEE Transactions on Nanotechnology.

[44]  G H Bernstein,et al.  Nanomagnet logic: progress toward system-level integration , 2011, Journal of physics. Condensed matter : an Institute of Physics journal.

[45]  Supriyo Bandyopadhyay,et al.  Switching dynamics of a magnetostrictive single-domain nanomagnet subjected to stress , 2011, 1103.0352.

[46]  W. Porod,et al.  Implementation of a nanomagnetic full adder circuit , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[47]  Liviu Nicu,et al.  Lead-zirconate titanate (PZT) nanoscale patterning by ultraviolet-based lithography lift-off technique for nano-electromechanical systems applications , 2011 .

[48]  Sanjukta Bhanja,et al.  Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[49]  S. Bandyopadhyay,et al.  Hybrid spintronic/straintronics: A super energy efficient computing scheme based on interacting multiferroic nanomagnets , 2012, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO).

[50]  W. Porod,et al.  Shape Engineering for Controlled Switching With Nanomagnet Logic , 2012, IEEE Transactions on Nanotechnology.

[51]  Fabrizio Riente,et al.  ToPoliNano: Nanoarchitectures design made real , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[52]  Alessandro Chiolerio,et al.  Magnetoelastic coupling in multilayered ferroelectric/ferromagnetic thin films: A quantitative evaluation , 2012 .

[53]  Sanjukta Bhanja,et al.  Study of single layer and multilayer nano-magnetic logic architectures , 2012 .

[54]  M. Zamboni,et al.  Majority Voter Full Characterization for Nanomagnet Logic Circuits , 2012, IEEE Transactions on Nanotechnology.

[55]  Jayasimha Atulasimha,et al.  Magnetization dynamics, throughput and energy dissipation in a universal multiferroic nanomagnetic logic gate with fan-in and fan-out , 2011, Nanotechnology.

[56]  Asynchronous Solutions for Nano-Magnetic Logic Circuits , 2015 .