An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture
暂无分享,去创建一个
Amer Baghdadi | Purushotham Murugappa | Michael Hübner | Guy Gogniat | Jean-Philippe Diguet | Vianney Lapotre
[1] Patrick Robertson,et al. Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding , 1997, Eur. Trans. Telecommun..
[2] Amer Baghdadi,et al. A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding , 2011, 2011 Design, Automation & Test in Europe.
[3] Pascal Benoit,et al. Flexible and distributed real-time control on a 4G telecom MPSoC , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[4] Fabien Clermidy,et al. An Open and Reconfigurable Platform for 4G Telecommunication: Concepts and Application , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.
[5] Thorsten Grotker,et al. System Design with SystemC , 2002 .
[6] Nicolas Ventroux,et al. SESAM: An MPSoC Simulation Environment for Dynamic Application Processing , 2010, 2010 10th IEEE International Conference on Computer and Information Technology.
[7] Amer Baghdadi,et al. Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder , 2008, 2008 45th ACM/IEEE Design Automation Conference.