A metal and via maskset programmable VLSI design methodology using PLAs

In recent times there has been a substantial increase in the cost and complexity of fabricating a VLSI chip. The lithography masks themselves can cost between /spl epsi/ and /spl ges/. It is conjectured that due to these increasing costs, the number of ASIC starts in the last few years has declined. We address this problem by using an array of dynamic PLAs which require only metal and via mask customization in order to implement a new design. This would allow several similar-sized designs to share the same base set of masks (right up to the metal layers) and only have different metal and via masks. We have implemented our methodology for both combinational and sequential designs, and demonstrate that our approach strikes a reasonable compromise between ASIC and field programmable design methodologies in terms of placed-and-routed area and delay. Our method has a 2.89/spl times/ (3.58/spl times/) delay overhead and a 4.96/spl times/ (3.44/spl times/) area overhead compared to standard cells for combinational (sequential) designs.

[1]  Kevin J. Nowka,et al.  Design methodology for a 1.0 GHz microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[2]  K. H. Gudger,et al.  A 2500 gate programmable logic device with subdivisable macrocells , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[3]  Andrzej J. Strojwas,et al.  Exploring regular fabrics to optimize the performance-cost trade-off , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[4]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[5]  Larry Wall,et al.  Programming Perl , 1991 .

[6]  Robert K. Brayton,et al.  Delay Models and Exact Timing Analysis , 1993 .

[7]  Minchang Liang,et al.  A 6.9 ns, 560 macrocell, in system programmable, CMOS PLD with 3.3-5 volt I/O capability , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[8]  Lawrence T. Pileggi,et al.  Heterogeneous programmable logic block architectures , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[10]  K. Maeguchi,et al.  A sub nanosecond 8K-gate CMOS/SOS gate array , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  The Tides of EDA , 2003, IEEE Des. Test Comput..

[12]  T. Itoh,et al.  A CMOS 12K gate array with flexible 10Kb memory , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Lawrence T. Pileggi,et al.  Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics , 2003, FPL.

[14]  Lawrence T. Pileggi,et al.  Exploring logic block granularity for regular fabrics , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[15]  Nghia Tran,et al.  A 4.9 ns, 3.3 volt, 512 macrocell, CMOS PLD with hot socket protection and fast in system programming , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).