Sistema Integrado de Simulacin de NoCs
暂无分享,去创建一个
[1] S. Borkar,et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[2] Vikas Agarwal,et al. Clock rate versus IPC: the end of the road for conventional microarchitectures , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[3] Hugh Garraway. Parallel Computer Architecture: A Hardware/Software Approach , 1999, IEEE Concurrency.
[4] Milo M. K. Martin,et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.
[5] Pramod K. Varshney,et al. Performance Evaluation of a Parallel Pipeline Computational Model for Space-Time Adaptive Processing , 2005, The Journal of Supercomputing.
[6] Kai Li,et al. The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).
[7] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[8] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[9] Jalal Kawash,et al. Critical sections and producer/consumer queues in weak memory systems , 1997, Proceedings of the 1997 International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN'97).
[10] Rudolf Eigenmann,et al. Performance characteristics of the SPEC OMP2001 benchmarks , 2001, CARN.