Crosstalk modeling for coupled RLC interconnects with application to shield insertion

On-chip interconnect delay and crosstalk noise have become significant bottlenecks in the performance and signal integrity of deep submicrometer VLSI circuits. A crosstalk noise model for both identical and nonidentical coupled resistance-inductance-capacitance (RLC) interconnects is developed based on a decoupling technique exhibiting an average error of 6.8% as compared to SPICE. The crosstalk noise model, together with a proposed concept of effective mutual inductance, is applied to evaluate the effectiveness of the shielding technique

[1]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.

[2]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Chandramouli V. Kashyap,et al.  Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Christer Svensson,et al.  Noise in digital dynamic CMOS circuits , 1994 .

[5]  Yungseon Eo,et al.  A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Jun Chen,et al.  A decoupling method for analysis of coupled RLC interconnects , 2002, GLSVLSI '02.

[7]  Sharad Mehrotra,et al.  Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[8]  P. Yang,et al.  Multilevel metal capacitance models for CAD design synthesis systems , 1992, IEEE Electron Device Letters.

[9]  T. Sakurai,et al.  Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[10]  Prashant Saxena,et al.  On integrating power and signal routing for shield count minimization in congested regions , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Eby G. Friedman,et al.  Peak crosstalk noise estimation in CMOS VLSI circuits , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[13]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[14]  J.A. Davis,et al.  Analysis and optimization of coplanar RLC lines for GSI global interconnection , 2004, IEEE Transactions on Electron Devices.

[15]  Jongsik Kim,et al.  Experimental Characterization and Modeling of Transmission Line Effects for High-Speed VLSI Circuit Interconnects , 2000 .

[16]  Po-Hao Chang,et al.  A decoupling technique on switch factor based analysis of RLC interconnects , 2007, 2007 IEEE International Conference on Electro/Information Technology.

[17]  S. Muddu,et al.  Interconnect tuning strategies for high-performance ICs , 1998, Proceedings Design, Automation and Test in Europe.

[18]  Dennis Sylvester,et al.  Interconnect scaling: signal integrity and performance in future high-speed CMOS designs , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[19]  Eby G. Friedman,et al.  Crosstalk noise model for shielded interconnects in VLSI-based circuits , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[20]  Rajesh Kumar,et al.  Interconnect and noise immunity design for the Pentium 4 processor , 2003, DAC.

[21]  Kenneth L. Shepard,et al.  Noise in deep submicron digital design , 1996, Proceedings of International Conference on Computer Aided Design.

[22]  Krishna C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982 .