A Connecting Network with Fault Tolerance Capabilities

A new multistage interconnection network is presented in this paper. It is able to handle the communications between the connected devices correctly, even in the presence of fault(s) in the network. This goal is achieved by using redundant paths with a fast procedure able to dynamically reroute the message. It is also shown that the rerouting properties are still valid when broadcasting transmission is used.

[1]  Howard Jay Siegel,et al.  The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems , 1982, IEEE Transactions on Computers.

[2]  Miroslaw Malek,et al.  RELIABILITY AND FAULT DIAGNOSIS ANALYSIS OF FAULT-TOLERANT MULTISTAGE INTERCONNECTION NETWORKS. , 1984 .

[3]  Howard Jay Siegel,et al.  A Model of SIMD Machines and a Comparison of Various Interconnection Networks , 1979, IEEE Transactions on Computers.

[4]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[5]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[6]  Robert J. McMillen,et al.  Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network , 1982, ISCA 1982.

[7]  Howard Jay Siegel,et al.  Parallel Processing Approaches to Image Correlation , 1982, IEEE Transactions on Computers.

[8]  Robert J. McMillen,et al.  Routing Schemes for the Augmented Data Manipulator Network in an MIMD System , 1982, IEEE Transactions on Computers.

[9]  Tse-Yun Feng.  Data Manipulating Functions in Parallel Processors and Their Implementations , 1974, IEEE Transactions on Computers.

[10]  Duncan H. Lawrie,et al.  A Class of Redundant Path Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.

[11]  John P. Hayes,et al.  Fault-Tolerance of Dynamic-Full-Access Interconnection Networks , 1984, IEEE Transactions on Computers.

[12]  Dharma P. Agrawal,et al.  Dynamic Accessibility Testing and Path Length Optimization of Multistage Interconnection Networks , 1985, IEEE Transactions on Computers.

[13]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[14]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.