Broadcast-Enabled Massive Multicore Architectures: A Wireless RF Approach

Broadcast traditionally has been regarded as a prohibitive communication transaction in multiprocessor environments. Nowadays, such a constraint largely drives the design of architectures and algorithms all-pervasive in diverse computing domains, directly and indirectly leading to diminishing performance returns as the many-core era is approaching. Novel interconnect technologies could help revert this trend by offering, among others, improved broadcast support, even in large-scale chip multiprocessors. This article outlines the prospects of wireless on-chip communication technologies pointing toward low-latency (a few cycles) and energy-efficient broadcast (a few picojoules per bit). It also discusses the challenges and potential impact of adopting these technologies as key enablers of unconventional hardware architectures and algorithmic approaches, in the pathway of significantly improving the performance, energy efficiency, scalability, and programmability of many-core chips.

[1]  Kiyoung Choi,et al.  Exploiting New Interconnect Technologies in On-Chip Communication , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[2]  Fengnian Xia,et al.  Graphene Electronics: Materials, Devices, and Circuits , 2013, Proceedings of the IEEE.

[3]  Milos Prvulovic,et al.  TLSync: Support for multiple fast barriers using on-chip transmission lines , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[4]  Milo M. K. Martin,et al.  Why on-chip cache coherence is here to stay , 2012, Commun. ACM.

[5]  Eduard Alarcón,et al.  On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration , 2015, IEEE/ACM Transactions on Networking.

[6]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.

[7]  Rakesh Kumar,et al.  The Case for Message Passing on Many-Core Chips , 2011, Multiprocessor System-on-Chip.

[8]  N. Binkert,et al.  Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[9]  Guillaume Houzeaux,et al.  Deflated preconditioned conjugate gradient solvers for the pressure‐Poisson equation: Extensions and improvements , 2011 .

[10]  Terrence S. T. Mak,et al.  Hybrid wire-surface wave interconnects for next-generation networks-on-chip , 2013, IET Comput. Digit. Tech..

[11]  George Kurian,et al.  ATAC: Improving performance and programmability with on-chip optical networks , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Eduard Alarcón,et al.  Graphene-enabled wireless communication for massive multicore architectures , 2013, IEEE Communications Magazine.

[13]  W. Hong,et al.  Silicon-based on-chip antenna design for millimeter-wave/THz applications , 2011, 2011 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS).

[14]  Shahriar Mirabbasi,et al.  Architecture and Design of Multichannel Millimeter-Wave Wireless NoC , 2014, IEEE Design & Test.

[15]  Alvydas Lisauskas,et al.  Terahertz heterodyne detection with silicon field-effect transistors , 2010 .

[16]  Design of a cloverleaf antenna for an antenna coupled bolometer for room temperature THz imaging , 2013, 2013 International Semiconductor Conference Dresden - Grenoble (ISCDG).

[17]  Anantha Chandrakasan,et al.  SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).