Simple wafer stacking 3D-FPGA architecture

A three-dimensional (3D) integration based on wafer-to-wafer bonding using through-silicon vias (TSVs) has been developed for the fabrication of new 3D large-scale integrated chips. To balance between cost and performance, and to explore 3D field-programmable gate array (FPGA) with realistic 3D integration processes, we propose spatially distributed and functionally distributed types of 3D FPGA architectures. The goal of this paper is to elucidate the advantages and disadvantages of these two types of 3D FPGAs. According to our evaluation, when only two layers are used, the functionally distributed architecture is more effective. When higher performance is achieved by using more than two layers, the spatially distributed architecture achieves better performance.

[1]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[2]  Masahiro Iida,et al.  An Easily Testable Routing Architecture and Efficient Test Technique , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[3]  J. Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Mitsumasa Koyanagi,et al.  High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.

[5]  John E. Karro,et al.  Three-dimensional field-programmable gate arrays , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[6]  Masahiro Iida,et al.  A novel three-dimensional FPGA architecture with high-speed serial communication links , 2014, 2014 International Conference on Field-Programmable Technology (FPT).

[7]  Masahiro Iida,et al.  Three-dimensional stacking FPGA architecture using face-to-face integration , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[8]  George Karypis,et al.  Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization , 2003, ICCAD.

[9]  Mahmut T. Kandemir,et al.  Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Masahiro Iida,et al.  FPGA Design Framework Combined with Commercial VLSI CAD , 2013, IEICE Trans. Inf. Syst..

[11]  S. Wu,et al.  World's first monolithic 3D-FPGA with TFT SRAM over 90nm 9 layer Cu CMOS , 2010, 2010 Symposium on VLSI Technology.