Silicon nanotube field effect transistor with core-shell gate stacks for enhanced high-performance operation and area scaling benefits.

We introduce the concept of a silicon nanotube field effect transistor whose unique core-shell gate stacks help achieve full volume inversion by giving a surge in minority carrier concentration in the near vicinity of the ultrathin channel and at the same time rapid roll-off at the source and drain junctions constituting velocity saturation-induced higher drive current-enhanced high performance per device with efficient real estate consumption. The core-shell gate stacks also provide superior short channel effects control than classical planar metal oxide semiconductor field effect transistor (MOSFET) and gate-all-around nanowire FET. The proposed device offers the true potential to be an ideal blend for quantum ballistic transport study of device property control by bottom-up approach and high-density integration compatibility using top-down state-of-the-art complementary metal oxide semiconductor flow.

[1]  E. Joseph,et al.  Gate-all-around silicon nanowire 25-stage CMOS ring oscillators with diameter down to 3 nm , 2010, 2010 Symposium on VLSI Technology.

[2]  Hsing-Huang Tseng,et al.  Gate-First Integration of Tunable Work Function Metal Gates of Different Thicknesses Into High-$k$/Metal Gates CMOS FinFETs for Multi- $V_{\rm Th}$ Engineering , 2010, IEEE Transactions on Electron Devices.

[3]  Sorin Cristoloveanu,et al.  le-Gate ilicon-on r Transistor with nversion: A evice with Grea , 1987 .

[4]  Edward J. Nowak,et al.  Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..

[5]  Judy L. Hoyt,et al.  Investigation of hole mobility in gate-all-around Si nanowire p-MOSFETs with high-к/metal-gate: Effects of hydrogen thermal annealing and nanowire shape , 2010, 2010 International Electron Devices Meeting.

[6]  Charles M. Lieber,et al.  Nanoelectronics from the bottom up. , 2007, Nature materials.

[7]  S.C. Rustagi,et al.  Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance , 2006, 2006 International Electron Devices Meeting.

[8]  M. Fischetti,et al.  Monte Carlo simulation of double-gate silicon-on-insulator inversion layers: The role of volume inversion , 2001 .

[9]  S. Senz,et al.  Epitaxial growth of silicon nanowires using an aluminium catalyst , 2006, Nature nanotechnology.

[10]  Hao Yan,et al.  Programmable nanowire circuits for nanoprocessors , 2011, Nature.

[11]  J. Jopling,et al.  High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[12]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[13]  G. Dewey,et al.  Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[14]  Charles M. Lieber,et al.  Ge/Si nanowire heterostructures as high-performance field-effect transistors , 2006, Nature.