Reconfiguration in 3D meshes

The 1 1/2 track model for fault tolerant 2D processor arrays is extended to 3D mesh architectures. Non-intersecting, continuous, straight and non-near miss compensation paths are considered. It is shown that when six directions in the 3D mesh are allowed for compensation paths, then switches with 13 states are needed to preserve the 3D mesh topology after faults. It is also shown that switch reconfiguration after faults is local in the sense that the state of each switch is uniquely determined by the state of the processors connected to it.

[1]  Stephen Y. H. Su,et al.  Reconfiguration of VLSI/WSI Mesh Array Processors with Two-Level Redundancy , 1989, IEEE Trans. Computers.

[2]  Sun-Yuan Kung,et al.  Fault-Tolerant Array Processors Using Single-Track Switches , 1989, IEEE Trans. Computers.

[3]  Rami G. Melhem,et al.  Meshes with flexible redundancy , 1992, Algorithms and Parallel VLSI Architectures.

[4]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.

[5]  Jehoshua Bruck,et al.  Efficient Algorithms for Reconfiguration in VLSI/WSI Arrays , 1990, IEEE Trans. Computers.

[6]  Virginio Cantoni,et al.  Multiprocessor computing for images , 1988, Proc. IEEE.

[7]  T. J. Fountain,et al.  Cellular logic image processing , 1986 .

[8]  Adit D. Singh.  Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays , 1988, IEEE Trans. Computers.

[9]  R.G. Melhem,et al.  Efficient bi-level reconfiguration algorithms for fault tolerant arrays , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[10]  Rami G. Melhem,et al.  Computational Arrays with Flexible Redundancy , 1994, IEEE Trans. Computers.

[11]  Thomas Kailath,et al.  A Polynomial Time Algorithm for Reconfiguring Multiple-Track Models , 1993, IEEE Trans. Computers.

[12]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .

[13]  R. E. Kessler,et al.  Cray T3D: a new dimension for Cray Research , 1993, Digest of Papers. Compcon Spring.

[14]  Mariagiovanna Sami,et al.  Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.