A Tutorial on Built-in Self-Test. I. Principles

An overview of built-in self-test (BIST) principles and practices is presented. The issues and economics underlying BIST are discussed, and the related hierarchical test structures are introduced. The fundamental BIST concepts of pattern generation and response analysis are explained. Linear feedback shift register theory is reviewed. >

[1]  Vishwani D. Agrawal,et al.  Characterizing the LSI Yield Equation from Wafer Test Data , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Yervant Zorian,et al.  Optimizing error masking in BIST by output data modification , 1990, J. Electron. Test..

[3]  W. W. Peterson,et al.  Error-Correcting Codes. , 1962 .

[4]  D. F. Burrows,et al.  Economically Viable Automatic Insertion of Self-Test Features for Custom VLSI , 1986, ITC.

[5]  Solomon W. Golomb,et al.  Shift Register Sequences , 1981 .

[6]  John P. Robinson,et al.  Syndrome and transition count are uncorrelated , 1988, IEEE Trans. Inf. Theory.

[7]  Anthony P. Ambler,et al.  Economic effects in design and test , 1991, IEEE Design & Test of Computers.

[8]  Theo J. Powell,et al.  Analysis and Simulation of Parallel Signature Analyzers , 1987, ITC.

[9]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[10]  Kewal K. Saluja,et al.  A method of reducing aliasing in a built-in self-test environment , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  John R. Kuban,et al.  Self-Testing the Motorola MC6804P2 , 1984, IEEE Design & Test of Computers.

[12]  John Bateson.  In-Circuit Testing , 1985 .

[13]  Eleanor Wu.  PEST: A tool for implementing pseudo-exhaustive self-test , 1991 .

[14]  Edward McCluskey,et al.  Built-In Self-Test Structures , 1985, IEEE Design & Test of Computers.

[15]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[16]  R. McLeod,et al.  Cellular automata circuits for built-in self test , 1990 .

[17]  Vishwani D. Agrawal,et al.  A Statistical Theory of Digital Circuit Testability , 1990, IEEE Trans. Computers.

[18]  Dhiraj K. Pradhan,et al.  Aliasing Probability for Multiple Input Signature Analyzer , 1990, IEEE Trans. Computers.

[19]  Paul W. Rutkowski,et al.  PEST-a tool for implementing pseudo-exhaustive self test , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[20]  K. Iwasaki,et al.  An analysis of the aliasing probability of multiple-input signature registers in the case of a 2m-ary symmetric channel , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.

[22]  Hugo De Man,et al.  Cellular automata based self-test for programmable data paths , 1990, Proceedings. International Test Conference 1990.