P-Type Floating Gate for Retention and P/E Window Improvement of Flash Memory Devices

A flash memory with a lightly doped p-type floating gate is proposed, which improves charge retention and programming/erase (P/E) Vth window. Improvement in P/E window is enhanced for cells with smaller capacitance coupling ratio, which is important for future scaled flash memory cells. Both device simulation and experimental verification are presented.

[1]  Walter A. Harrison,et al.  Tunneling from an Independent-Particle Point of View , 1961 .

[2]  Datong Chen,et al.  Analysis of Writing and Erasing Procedure of Flotox EEPROM Using the New Charge Balance Condition (CBC) Model , 1992, NUPAD IV. Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits,.

[3]  Datong Chen,et al.  Modeling of the charge balance condition on floating gates and simulation of EEPROMs , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Tetsuo Endoh,et al.  Fast and accurate programming method for multi-level NAND EEPROMs , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  Kevin M. Kramer,et al.  Semiconductor Devices: A Simulation Approach , 1997 .

[6]  M.S. Liang,et al.  A novel high performance and reliability p-type floating gate n-channel flash EEPROM , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[7]  Jian Chen,et al.  Reliability of Flash Nonvolatile Memories , 2001 .

[8]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[9]  Chenming Hu,et al.  Bias polarity dependent effects of P+floating gate EEPROMs , 2004, IEEE Transactions on Electron Devices.

[10]  Tatsuya Shimoda,et al.  Extraction of Trap Densities at Front and Back Interfaces in Thin-Film Transistors , 2004 .

[11]  G. Ghibaudo,et al.  Impact of few electron phenomena on floating-gate memory reliability , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  Bogdan Govoreanu,et al.  Scaling down the interpoly dielectric for next generation Flash memory: Challenges and opportunities , 2005 .

[13]  Kinam Kim,et al.  Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[14]  Donggun Park,et al.  Hf-silicate inter-poly dielectric technology for sub 70nm body tied FinFET flash memory , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..