Low Power and Low Complexity Shift-and-Add Based Computations

The main issue in this thesis is to minimize the energy consumption per operation for the arithmetic parts of DSP circuits, such as digital filters. More specific, the focus is on single- and multi ...

[1]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[4]  Renato Stefanelli,et al.  A Suggestion for a High-Speed Parallel Binary Divider , 1972, IEEE Transactions on Computers.

[5]  Y. Lim,et al.  Discrete coefficient FIR digital filter design based upon an LMS criteria , 1983 .

[6]  C. R. Cole,et al.  CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications , 1984 .

[7]  Stewart Smith,et al.  Serial-Data Computation , 1987 .

[8]  Andrew S. Noetzel.  An Interpolating Memory Unit for Function Evaluation: Analysis and Design , 1989, IEEE Trans. Computers.

[9]  T. G. Noll.  Carry-save arithmetic for high-speed digital signal processing , 1990, IEEE International Symposium on Circuits and Systems.

[10]  F.J. Taylor,et al.  Multiplier policies for digital signal processing , 1990, IEEE ASSP Magazine.

[11]  Israel Koren,et al.  Evaluating Elementary Functions in a Numerical Coprocessor Based on Rational Approximations , 1990, IEEE Trans. Computers.

[12]  Demetrios K. Kostopoulos,et al.  An Algorithm for the Computation of Binary Logarithms , 1991, IEEE Trans. Computers.

[13]  David Bull,et al.  Primitive operator digital filters , 1991 .

[14]  Keshab K. Parhi.  A systematic approach for design of digit-serial signal processing architectures , 1991 .

[15]  Keshab K. Parhi,et al.  Synthesis of control circuits in folded pipelined DSP architectures , 1992 .

[16]  Earl E. Swartzlander,et al.  Optimizing Arithmetic Elements For Signal Processing , 1992, Workshop on VLSI Signal Processing.

[17]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[18]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[19]  Michael J. Flynn,et al.  Approximating the sine function with combinational logic , 1992, [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems & Computers.

[20]  F. Somenzi,et al.  A new algorithm for the binate covering problem and its application to the minimization of Boolean relations , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[21]  Earl E. Swartzlander,et al.  Reduced area multipliers , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[22]  Mark Vesterbacka.  Realization of serial/parallel multipliers with fixed coefficients , 1993 .

[23]  David M. Mandelbaum.  Some Results on a SRT Type Division Scheme , 1993, IEEE Trans. Computers.

[24]  I. Koren.  Computer arithmetic algorithms , 2018 .

[25]  Earl E. Swartzlander,et al.  Estimating the power consumption of CMOS adders , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[26]  Earl E. Swartzlander,et al.  Hardware Designs for Exactly Rounded Elemantary Functions , 1994, IEEE Trans. Computers.

[27]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Jiing-Yuan Lin,et al.  A Cell-based Power Estimation In Cmos Combinational Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[29]  A. Dempster,et al.  Constant integer multiplication using minimum adders , 1994 .

[30]  Shousheng He,et al.  FPGA implementation of FIR filters using pipelined bit-serial canonical signed digit multipliers , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[31]  Jochen A. G. Jess,et al.  Analysis and reduction of glitches in synchronous networks , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[32]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[34]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[35]  J. N. Coleman.  Simplification of table structure in logarithmic arithmetic , 1995 .

[36]  Naofumi Takagi,et al.  Function evaluation by table look-up and addition , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[37]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[38]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[39]  Wai Lee,et al.  Delay balanced multipliers for low power/low voltage DSP core , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[40]  Chi-Ying Tsui,et al.  Power estimation methods for sequential logic circuits , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[41]  Dongning Li.  Minimum number of adders for implementing a multiplier and its application to the design of multiplierless digital filters , 1995 .

[42]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[43]  R. Hartley,et al.  Digit-Serial Computation , 1995 .

[44]  Debjit Das Sarma,et al.  Faithful bipartite ROM reciprocal tables , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[45]  Jean-Michel Muller,et al.  Modular Range Reduction: a New Algorithm for Fast and Accurate Computation of the Elementary Functions , 1996 .

[46]  Olivier Coudert,et al.  On solving covering problems , 1996, DAC '96.

[47]  Michael J. Flynn,et al.  Hardware Starting Approximation Method and Its Application to the Square Root Operation , 1996, IEEE Trans. Computers.

[48]  Enrico Macii,et al.  Markovian analysis of large finite state machines , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[49]  Keshab K. Parhi,et al.  Estimation of average energy consumption of ripple-carry adder based on average length carry chains , 1996, VLSI Signal Processing, IX.

[50]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[51]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[52]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[53]  Jan M. Rabaey,et al.  Activity-sensitive architectural power analysis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[54]  J. A. Nossek,et al.  Optimal placement of registers in data paths for low power design , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[55]  Gerald E. Sobelman,et al.  FPGA-based FIR filters using digit-serial arithmetic , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[56]  A. N. Willson,et al.  Efficient digital filtering architectures using pipelining/interleaving , 1997 .

[57]  Naresh R. Shanbhag,et al.  Analytical Estimation Of Transition Activity From Word-level Signal Statistics , 1997, Proceedings of the 34th Design Automation Conference.

[58]  Naofumi Takagi.  Powering by a Table Look-Up and a Multiplication with Operand Modification , 1998, IEEE Trans. Computers.

[59]  Ray Andraka,et al.  A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.

[60]  Thanos Stouraitis,et al.  A very-long instruction word digital signal processor based on the logarithmic number system , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[61]  T. Sansaloni,et al.  Design and FPGA implementation of digit-serial FIR filters , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[62]  Massoud Pedram,et al.  High-level power modeling, estimation, and optimization , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[63]  Jean-Michel Muller.  A Few Results on Table-Based Methods , 1998, SCAN.

[64]  H. Suzuki,et al.  Performance tradeoffs in digit-serial DSP systems , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[65]  Keshab K. Parhi,et al.  Theoretical estimation of power consumption in binary adders , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[66]  Mary Jane Irwin,et al.  The logarithmic number system for strength reduction in adaptive filtering , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[67]  Chin-Long Wey,et al.  Efficient algorithms for binary logarithmic conversion and addition , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[68]  Michael J. Schulte,et al.  The Symmetric Table Addition Method for Accurate Function Approximation , 1999, J. VLSI Signal Process..

[69]  Lars Wanhammar.  DSP integrated circuits , 1999 .

[70]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[71]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999, IEEE J. Solid State Circuits.

[72]  Kent Palmkvist,et al.  STUDIES ON THE DESIGN AND IMPLEMENTATION OF DIGITAL FILTERS , 1999 .

[73]  Patrick Schaumont,et al.  A new algorithm for elimination of common subexpressions , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[74]  Jirí Kadlec,et al.  Arithmetic on the European Logarithmic Microprocessor , 2000, IEEE Trans. Computers.

[75]  Keshab K. Parhi,et al.  Power Estimation of Digital Data Paths Using HEAT , 2000, IEEE Des. Test Comput..

[76]  Arnaud Tisserand,et al.  Reciprocation, Square Root, Inverse Square Root, and Some Elementary Functions Using Small Multipliers , 2000, IEEE Trans. Computers.

[77]  Josef A. Nossek,et al.  Automated transistor sizing algorithm for minimizing spurious switching activities in CMOS circuits , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[78]  Andrew G. Dempster,et al.  Transition analysis on FPGA for multiplier-block based FIR filter structures , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[79]  Uming Ko,et al.  High-performance energy-efficient D-flip-flop circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[80]  J. Jacob Wikner.  Studies on CMOS Digital-to-Analog Converters , 2000 .

[81]  Kaushik Roy,et al.  A novel approach to high-level switching activity modeling with applications to low-power DSP system synthesis , 2001, IEEE Trans. Signal Process..

[82]  David Defour,et al.  A new range-reduction algorithm , 2005, IEEE Transactions on Computers.

[83]  DSP algorithms and architectures for telecommunication , 2001 .

[84]  Kiyoshi Oguri,et al.  Asynchronous Circuit Design , 2001 .

[85]  Henrik Ohlsson,et al.  Minimum-adder integer multipliers using carry-save adders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[86]  Per Löwenborg.  Asymmetric filter banks for mitigation of mismatch errors in high-speed analog-to-digital converters , 2002 .

[87]  O. Gustafsson,et al.  A novel approach to multiple constant multiplication using minimum spanning trees , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[88]  Rolf Drechsler,et al.  Switching activity estimation of finite state machines for low power synthesis , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[89]  Andrew G. Dempster,et al.  Extended results for minimum-adder constant integer multipliers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[90]  Kaushik Roy,et al.  A graph theoretic approach for synthesizing very low-complexityhigh-speed digital filters , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[91]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[92]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[93]  Andrew G. Dempster,et al.  Power analysis of multiplier blocks , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[94]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[95]  Andrew G. Dempster,et al.  Designing multiplier blocks with low logic depth , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[96]  In-Cheol Park,et al.  Digital filter synthesis based on an algorithm to generate all minimal signed digit representations , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[97]  Andrew G. Dempster,et al.  Power consumption behaviour of multiplier block algorithms , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[98]  Thambipillai Srikanthan,et al.  Low cost logarithmic techniques for high-precision computations , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[99]  J. Detrey,et al.  A VHDL library of LNS operators , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[100]  Lars Wanhammar,et al.  Switching activity in bit-serial constant coefficient serial/parallel multipliers , 2003 .

[101]  Oscar Gustafsson.  Contributions to low-complexity digital filters , 2003 .

[102]  Jean-Michel Muller,et al.  On-the-Fly Range Reduction , 2003, J. VLSI Signal Process..

[103]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[104]  Andrew G. Dempster,et al.  Towards an Algorithm for Matrix Multiplier Blocks , 2003 .

[105]  Henrik Ohlsson,et al.  A power-efficient, low-complexity, memoryless coding scheme for buses with dominating inter-wire capacitances , 2004 .

[106]  Lars Wanhammar,et al.  Low-complexity bit-serial constant-coefficient multipliers , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[107]  Chua-Chin Wang,et al.  A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[109]  Lars Wanhammar,et al.  Switching activity in bit-serial constant-coefficient multipliers , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[110]  O. Gustafsson,et al.  Improved multiple constant multiplication using a minimum spanning tree , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[111]  A. Alvandpour,et al.  A 16 GSPS 0.18 μm CMOS decimator for single-bit Σ Δ-modulation , 2004, Proceedings Norchip Conference, 2004..

[112]  Tarek Darwish,et al.  High-performance and low-power conditional discharge flip-flop , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[113]  O. Gustafsson,et al.  Algorithm to reduce the number of shifts and additions in multiplier blocks using serial arithmetic , 2004, Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference (IEEE Cat. No.04CH37521).

[114]  Lars Wanhammar,et al.  Power Estimation for Ripple-Carry Adders with Correlated Input Data , 2004, PATMOS.

[115]  O. Gustafsson,et al.  Implementation of low complexity FIR filters using a minimum spanning tree , 2004, Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference (IEEE Cat. No.04CH37521).

[116]  Andrew G. Dempster,et al.  Multiplier blocks using carry-save adders , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[117]  Balancing the tradeoffs between coefficient quantization and internal quantization in FIR digital filters , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[118]  Javier D. Bruguera,et al.  Algorithm and architecture for logarithm, exponential, and powering computation , 2004, IEEE Transactions on Computers.

[119]  Andrew G. Dempster,et al.  Digital filter design using subexpression elimination and all signed-digit representations , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[120]  Andrew G. Dempster,et al.  Generation of signed-digit representations for integer multiplication , 2004, IEEE Signal Processing Letters.

[121]  Ren-Cang Li,et al.  Near optimality of Chebyshev interpolation for elementary function computations , 2004, IEEE Transactions on Computers.

[122]  Davide De Caro,et al.  Direct digital frequency synthesizers with polynomial hyperfolding technique , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[123]  Andrew G. Dempster,et al.  Using all signed-digit representations to design single integer multipliers using subexpression elimination , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[124]  Dhamin Al-Khalili,et al.  Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis , 2004 .

[125]  K. Ola Andersson,et al.  MODELING AND IMPLEMENTATION OF CURRENT-STEERING DIGITAL-TO-ANALOG CONVERTERS , 2005 .

[126]  O. Gustafsson,et al.  Low power architectures for sine and cosine computation using a sum of bit-products , 2005, 2005 NORCHIP.

[127]  Lars Wanhammar,et al.  Coding schemes for deep sub-micron data buses , 2005 .

[128]  Javier D. Bruguera,et al.  High-speed function approximation using a minimax quadratic interpolator , 2005, IEEE Transactions on Computers.

[129]  O. Gustafsson,et al.  Efficient sine and cosine computation using a weighted sum of bit-products , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[130]  Andrew G. Dempster,et al.  Multiplication by two integers using the minimum number of adders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[131]  Lars Wanhammar,et al.  Estimation of switching activity for ripple-carry adders adopting the dual bit type method , 2005 .

[132]  Erik Backenius,et al.  ON REDUCTION OF SUBSTRATE NOISE IN MIXED-SIGNAL CIRCUITS , 2005 .

[133]  O. Vainio.  Biased logarithmic arithmetic in FIR filters , 2005 .

[134]  Magnus Karlsson.  Implementation of Digit-Serial Filters , 2005 .

[135]  O. Gustafsson,et al.  Optimization and Quantization Effects for Sine and Cosine Computation Using a Sum of Bit-Products , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[136]  Lars Wanhammar,et al.  Implementation of low-complexity FIR filters using serial arithmetic , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[138]  Davide De Caro,et al.  High-performance direct digital frequency synthesizers using piecewise-polynomial approximation , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[139]  Henrik Ohlsson.  Studies on Design and Implementation of Low-Complexity Digital Filters , 2005 .

[140]  O. Gustafsson,et al.  A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[141]  Arnaud Tisserand,et al.  Multipartite table methods , 2005, IEEE Transactions on Computers.

[142]  O. Gustafsson,et al.  Trade-offs in multiplier block algorithms for low power digit-serial FIR filters , 2006 .

[143]  O. Gustafsson,et al.  Conversion and Addition in Logarithmic Number Systems Using a Sum of Bit-Products , 2006, 2006 NORCHIP.

[144]  Arnaud Tisserand,et al.  Computing machine-efficient polynomial approximations , 2006, TOMS.

[145]  Lars Wanhammar,et al.  Approximation of elementary functions using a weighted sum of bit-products , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[146]  Lars Wanhammar,et al.  Adjustable Fractional-Delay FIR Filters Using the Farrow Structure and Multirate Techniques , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[147]  Lars Wanhammar,et al.  Multiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters , 2006 .

[148]  O. Gustafsson,et al.  Multiplierless Piecewise Linear Approximation of Elementary Functions , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[149]  Emil Hjalmarson.  A computer-aided approach to design of robust analog circuits , 2006 .

[150]  Robert Hägglund.  An optimization-based approach to efficient design of analog circuits , 2006 .

[151]  Lars Wanhammar,et al.  Implementation of Polyphase Decomposed FIR Filters for Interpolation and Decimation Using Multiple Constant Multiplication Techniques , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[152]  O. Gustafsson,et al.  Simplified Design of Constant Coefficient Multipliers , 2006 .

[153]  Linnea Rosenbaum.  On low-complexity frequency selective digital filters and filter banks , 2007 .

[154]  Oscar Gustafsson,et al.  A Difference Based Adder Graph Heuristic for Multiple Constant Multiplication Problems , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[155]  Arnaud Tisserand.  High-performance hardware operators for polynomial evaluation , 2007, Int. J. High Perform. Syst. Archit..

[156]  Erik Säll.  Implementation of Flash Analog-to-Digital Converters in Silicon-on-Insulator CMOS Technology , 2007 .

[157]  Lars Wanhammar,et al.  Bit-Level Optimization of Shift-and-Add Based FIR Filters , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[158]  P. Nilsson.  Arithmetic and architectural design to reduce leakage in nano-scale digital circuits , 2007, 2007 18th European Conference on Circuit Theory and Design.

[159]  Douglas L. Maskell.  Design of efficient multiplierless FIR filters , 2007, IET Circuits Devices Syst..

[160]  O. Gustafsson,et al.  Synthesis of Circulator-Tree Wave Digital Filters , 2007, 2007 5th International Symposium on Image and Signal Processing and Analysis.

[161]  Kenny Johansson,et al.  Switching Activity Reduction of MAC-Based FIR Filters with Correlated Input Data , 2007, PATMOS.

[162]  Oscar Gustafsson,et al.  Lower Bounds for Constant Multiplication Problems , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[163]  Vassilis Paliouras,et al.  Low-Power Digital Filtering Based on the Logarithmic Number System , 2007, PATMOS.

[164]  Markus Püschel,et al.  Multiplierless multiple constant multiplication , 2007, TALG.

[165]  Peter Nilsson.  Reducing Leakage Power in Fixed Coefficient Arithmetic , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[166]  L.S. DeBrunner.  Reducing Complexity of FIR Filter Implementations for Low Power Applications , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[167]  Kenny Johansson,et al.  Power optimization of weighted bit-product summation tree for elementary function generator , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[169]  Lars Wanhammar,et al.  Implementation of elementary functions for logarithmic number systems , 2008, IET Comput. Digit. Tech..

[170]  Lars Wanhammar,et al.  Synthesis of bandpass circulator-tree wave digital filters , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[171]  Lars Wanhammar,et al.  Switching activity estimation for shift-and-add based constant multipliers , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[172]  Jirí Kadlec,et al.  The European Logarithmic Microprocesor , 2008, IEEE Transactions on Computers.

[173]  O. Gustafsson,et al.  An empirical study on standard cell synthesis of elementary function lookup tables , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.