A GALS Solution Based on Highly Scalable, Low Latency, Crossbar Using Token Ring Arbitration

This paper presents a new low latency Crossbar design that can be used to interface systems working at different frequencies. For case of multiple input ports contending for same output port contemporary designs provide localized arbitration solution. The arbitration circuitry itself is a major contributor to the area and latency of the crossbar. This hinders the scalability of contemporary designs. A crossbar using a distributed arbitration mechanism in the form of token rings, is presented in this paper. This implementation provides a highly scalable solution, in terms of both area and latency.

[1]  Alain J. Martin.  Asynchronous Circuits for Token-Ring Mutual Exclusion , 1990 .

[2]  Ian G. Harris,et al.  A deterministic globally asynchronous locally synchronous microprocessor architecture , 2003, Proceedings. 4th International Workshop on Microprocessor Test and Verification - Common Challenges and Solutions.

[3]  Alexandre Yakovlev,et al.  Designing an asynchronous pipeline token ring interface , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[4]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[5]  Mark R. Greenstreet,et al.  Efficient self-timed interfaces for crossing clock domains , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[6]  Andrew Lines,et al.  Asynchronous interconnect for synchronous SoC design , 2004, IEEE Micro.

[7]  Steven M. Nowick,et al.  Low-latency asynchronous FIFO's using token rings , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[8]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[9]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[10]  Karsten P. Ulland,et al.  Vii. References , 2022 .

[11]  Wolfgang Fichtner,et al.  Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[12]  K. Nose,et al.  Deterministic inter-core synchronization with periodically all-in-phase clocking for low-power multi-core SoCs , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..