Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing

In this paper, we propose a non-volatile stochastic computing (SC) scheme using voltage-controlled magnetic tunnel junction (VC-MTJ) and negative differential resistance (NDR). The proposed design includes a VC-MTJ based true stochastic bit stream generator and VC-MTJ and NDR based stochastic adder, multiplier, register, which are experimentally demonstrated using 60nm VC-MTJ and CMOS NDR connected on die. These components are then used to realize FIR filter and AdaBoost (machine-learning algorithm). 3X–37X energy advantage is shown for the proposed SC compared with CMOS binary arithmetic ASIC and SC designs.

[1]  Weikang Qian,et al.  The synthesis of robust polynomial arithmetic with stochastic logic , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Brian R. Gaines,et al.  Stochastic Computing Systems , 1969 .

[3]  Jiantao Zhou,et al.  Stochastic Memristive Devices for Computing and Neuromorphic Applications , 2013, Nanoscale.

[4]  Puneet Gupta,et al.  Comparative Evaluation of Spin-Transfer-Torque and Magnetoelectric Random Access Memory , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  Ronald Tetzlaff,et al.  Physical model of threshold switching in NbO2 based memristors , 2015 .

[6]  Puneet Gupta,et al.  Tunneling Negative Differential Resistance-Assisted STT-RAM for Efficient Read and Write Operations , 2017, IEEE Transactions on Electron Devices.

[7]  Kang L. Wang,et al.  Write Error Rate and Read Disturbance in Electric-Field-Controlled Magnetic Random-Access Memory , 2017, IEEE Magnetics Letters.

[8]  Gunnar Rätsch,et al.  Soft Margins for AdaBoost , 2001, Machine Learning.

[9]  Kang L. Wang,et al.  Source Line Sensing in Magneto-Electric Random-Access Memory to Reduce Read Disturbance and Improve Sensing Margin , 2016, IEEE Magnetics Letters.

[10]  L. Benini,et al.  A high-throughput and low-latency interconnection network for multi-core Clusters with 3-D stacked L2 tightly-coupled data memory , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[11]  Kiyoung Choi,et al.  Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Ogun Turkyilmaz,et al.  Resistive memories: Which applications? , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Hao Jiang,et al.  RENO: A high-efficient reconfigurable neuromorphic computing accelerator design , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Youguang Zhang,et al.  Reconfigurable Codesign of STT-MRAM Under Process Variations in Deeply Scaled Technology , 2015, IEEE Transactions on Electron Devices.

[15]  Kang L. Wang,et al.  Electric-field-induced thermally assisted switching of monodomain magnetic bits , 2013 .

[16]  Lirida A. B. Naviner,et al.  Stochastic computation with Spin Torque Transfer Magnetic Tunnel Junction , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[17]  D BrownBradley,et al.  Stochastic Neural Computation II , 2001 .

[18]  Dejan Markovic,et al.  Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM , 2015, IEEE Transactions on Magnetics.

[19]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[20]  Zhaohao Wang,et al.  Spintronics , 2015, ACM J. Emerg. Technol. Comput. Syst..

[21]  Kang L. Wang,et al.  Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product , 2016 .

[22]  Massimiliano Di Ventra,et al.  Stochastic memory: memory enhancement due to noise. , 2012, Physical review. E, Statistical, nonlinear, and soft matter physics.

[23]  Giovanni De Micheli,et al.  A ReRAM-based non-volatile flip-flop with sub-VT read and CMOS voltage-compatible write , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[24]  Tajana Simunic,et al.  Resistive configurable associative memory for approximate computing , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[25]  Yoichi Shiota,et al.  Induction of coherent magnetization switching in a few atomic layers of FeCo using voltage pulses. , 2011, Nature materials.

[26]  Puneet Gupta,et al.  MTJ variation monitor-assisted adaptive MRAM write , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[27]  Chenchen Liu,et al.  An overview on memristor crossabr based neuromorphic circuit and architecture , 2015, 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[28]  P. Gupta,et al.  Evaluation of Digital Circuit-Level Variability in Inversion-Mode and Junctionless FinFET Technologies , 2013, IEEE Transactions on Electron Devices.

[29]  Kaushik Roy,et al.  Spintastic: Spin-based stochastic logic for energy-efficient computing , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[30]  Tobias G. Noll,et al.  Limits of writing multivalued resistances in passive nanoelectronic crossbars used in neuromorphic circuits , 2012, GLSVLSI '12.