On finding undetectable and redundant faults in synchronous sequential circuits

We describe a time-efficient procedure for identifying undetectable and redundant faults in a synchronous sequential circuit, without using a sequential circuit test pattern generator. The proposed procedure is based on the use of a limited length iterative logic array model of the circuit, and has two phases. In the first phase, faults that will not be proved to be undetectable are identified. In the second phase, undetectable faults are identified out of the remaining faults using a combinational circuit test generator. Sequential static learning on the fault-free circuit and a subset of unreachable states are used in the proposed procedure to increase the amount of information available when considering an iterative logic array model of limited length. An undetectable fault in a synchronizable circuit that leaves the faulty circuit synchronizable is identified as a redundant fault. Experimental results presented in this work demonstrate the effectiveness of the proposed techniques in finding undetectable and redundant faults. Larger numbers of undetectable and redundant faults are found compared to earlier works.

[1]  Irith Pomeranz,et al.  On synchronizing sequences and test sequence partitioning , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[2]  Irith Pomeranz,et al.  On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences , 1996, IEEE Trans. Computers.

[3]  Chung Len Lee,et al.  Identifying untestable faults in sequential circuits , 1995, IEEE Design & Test of Computers.

[4]  D. E. Long,et al.  Identifying sequential redundancies without search , 1996, 33rd Design Automation Conference Proceedings, 1996.

[5]  Miron Abramovici,et al.  Low-cost redundancy identification for combinational circuits , 1994, Proceedings of 7th International Conference on VLSI Design.

[6]  David E. Long,et al.  Identifying sequentially untestable faults using illegal states , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[7]  Kwang-Ting Cheng,et al.  Sequential logic optimization by redundancy addition and removal , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[8]  Miron Abramovici,et al.  Sequentially untestable faults identified without search ("simple implications beat exhaustive search!") , 1994, Proceedings., International Test Conference.

[9]  Michael H. Schulz,et al.  ESSENTIAL: an efficient self-learning test pattern generation algorithm for sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[10]  Irith Pomeranz,et al.  On achieving complete testability of synchronous sequential circuits with synchronizing sequences , 1994, Proceedings., International Test Conference.

[11]  Kwang-Ting Cheng,et al.  On the over-specification problem in sequential ATPG algorithms , 1992, DAC '92.

[12]  Robert K. Brayton,et al.  Exploiting power-up delay for sequential optimization , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[13]  Vishwani D. Agrawal,et al.  Combinational ATPG theorems for identifying untestable faults in sequential circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Jacob A. Abraham,et al.  Sequential Redundancy Identification Using Verification Techniques , 1992, Proceedings International Test Conference 1992.

[15]  J. E. Chen,et al.  A sequential redundant fault identification scheme and its application to test generation , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[16]  Irith Pomeranz,et al.  Classification of Faults in Synchronous Sequential Circuits , 1993, IEEE Trans. Computers.

[17]  Dhiraj K. Pradhan,et al.  Sequential redundancy identification using recursive learning , 1996, ICCAD 1996.

[18]  On identifying undetectable and redundant faults in synchronous sequential circuits , 1994, Proceedings of IEEE VLSI Test Symposium.