RT and algorithmic-level optimization for low power

High-level power optimization is a relatively new area of investigation. Therefore, conversely from closely related research fields, such as logic or high-level synthesis, a solid characterization of the various issues that must be addressed during this design phase has not yet been established. As a consequence, essential decisions on the specific optimization strategy to be followed are usually taken based on previous experience.

[1]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.

[2]  Miodrag Potkonjak,et al.  Power optimization in programmable processors and ASIC implementations of linear systems: transformation-based approach , 1996, DAC '96.

[3]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[4]  Sujit Dey,et al.  Glitch analysis and reduction in register transfer level power optimization , 1996, DAC '96.

[5]  Nikil D. Dutt,et al.  Reducing address bus transition for low power memory mapping , 1996, Proceedings ED&TC European Design and Test Conference.

[6]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[7]  Christos A. Papachristou,et al.  An effective power management scheme for RTL design based on multiple clocks , 1996, DAC '96.

[8]  Mircea R. Stan,et al.  Two-dimensional codes for low power , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[9]  Mani B. Srivastava,et al.  Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[11]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.