Analysis of Scaling Strategies for Sub-30 nm Double-Gate SOI N-MOSFETs