AMULET3i cache architecture

This paper presents an evaluation of a range of cache features applied to an asynchronous, dual-ported copy-back cache. The design has been optimised for the AMULET3 asynchronous microprocessor core, but the techniques developed are much more widely applicable. It is shown that using a copy-back cache with a victim cache would gives a noticeable performance improvement on the existing fabrication technology and that the benefits will increase with increasing cache/memory speed disparity. The design presented provides the processor with a unified, dual-ported view of its memory subsystem using multiple interleaved blocks each with separate line-buffers.

[1]  William Stallings Computer Organization and Architecture , 2002 .

[2]  Alan Jay Smith,et al.  Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through , 1979, JACM.

[3]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[4]  Siamak Mohammadi,et al.  AMULET3i-an asynchronous system-on-chip , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[5]  Takashi Nanya,et al.  TITAC-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[6]  Jim D. Garside,et al.  A Cache Line Fill Circuit for a Micropipelined, Asynchronous Microprocessor , 1995 .

[7]  Jim D. Garside,et al.  The AMULET2e cache system , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[8]  K. Kavi Cache Memories Cache Memories in Uniprocessors. Reading versus Writing. Improving Performance , 2022 .

[9]  Jianwei Liu,et al.  AMULET2e: an asynchronous embedded controller , 1999 .

[10]  T. Nanya TITAC-2 : A 32-bit scalable-delay-insensitive microprocessor , 1997 .

[11]  Dr John Bainbridge Asynchronous System-on-Chip Interconnect , 2002, Distinguished Dissertations.

[12]  David Seal,et al.  ARM Architecture Reference Manual , 2001 .

[13]  Jim D. Garside,et al.  A result forwarding mechanism for asynchronous pipelined systems , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[14]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .