Formally Verifying a Microprocessor Using a Simulation Methodology
暂无分享,去创建一个
[1] Randal E. Bryant,et al. Synchronous circuit verification by symbolic simulation: an illustration , 1990 .
[2] Avra Cohn. Correctness properties of the Viper block model: the second level , 1989 .
[3] Jean Christophe Madre,et al. Proving circuit correctness using formal comparison between expected and extracted behaviour , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[4] D. Beatty. A methodology for formal hardware verification, with application to microprocessors , 1993 .
[5] John J. Paulos,et al. A microprocessor-based implantable telemetry system , 1991, Computer.
[6] Jr. Warren Alva Hunt. Fm8501: a verified microprocessor (theorem-proving, computers, design) , 1985 .
[7] Mark Bickford,et al. Formal verification of a pipelined microprocessor , 1990, IEEE Software.
[8] Olivier Coudert,et al. The formal verification chain at BULL , 1990, [Proceedings] EURO ASIC `90.
[9] John Denniston Oakley. Symbolic execution of formal machine descriptions , 1979 .
[10] Warren A. Hunt. FM8501: A Verified Microprocessor , 1994, Lecture Notes in Computer Science.
[11] Randal E. Bryant,et al. Formal verification by symbolic evaluation of partially-ordered trajectories , 1995, Formal Methods Syst. Des..
[12] Jeffrey John Joyce,et al. Multi-level verification of microprocessor-based systems , 1989 .
[13] Randal E. Bryant,et al. Formal hardware verification by symbolic ternary trajectory evaluation , 1991, 28th ACM/IEEE Design Automation Conference.