Channel Coupling phenomenon as scaling barrier of NAND flash memory beyond 20nm node
暂无分享,去创建一个
Gyoyoung Jin | Eunseung Jung | A. Fayrushin | Changhyun Lee | Young-woo Park | E. Jung | J. Hwang | Hyunjung Kim | Byoungkeun Son | Gyoyoung Jin | Youngwoo Park | ChangHyun Lee | Jiyeong Hwang | Albert Fayrushin | Hyunjung Kim | Byoungkeun Son
[1] Jae-Duk Lee,et al. A New Programming Disturbance Phenomenon in NAND Flash Memory By Source/Drain Hot-Electrons Generated By GIDL Current , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.
[2] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[3] Young-Ho Lim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .
[4] Jungdal Choi,et al. Highly scalable NAND flash memory with robust immunity to program disturbance using symmetric inversion-type source and drain structure , 2008, 2008 Symposium on VLSI Technology.