Energy-Efficient SRAM Cell Design with Body Biasing

This paper presents the need of high-speed SRAM memory operation for minimum supply voltage. The reduction of power dissipation in memories is becoming primary importance in subthreshold region. There are several power reduction techniques which can be applied to SRAM memory cell to design low-power and energy-efficient memory. SRAM cell is designed with body biasing technique and used in the memory array to improve performance. The 32 × 32 SRAM memory array is implemented using cadence 45 nm technology. Simulation and analysis results are compared with conventional array for better performance.

[1]  Kirti S. Pande,et al.  Leakage Reduction in DT8T SRAM Cell Using Body Biasing Technique , 2017, 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[2]  Hidetoshi Onodera,et al.  Minimum energy point tracking using combined dynamic voltage scaling and adaptive body biasing , 2016, 2016 29th IEEE International System-on-Chip Conference (SOCC).

[3]  Ashwani Kumar,et al.  Comparison of 6T-SRAM cell designs using DTMOS and VTMOS for low power applications , 2016, 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES).

[4]  G. Indumathi,et al.  Energy optimization techniques on SRAM: A survey , 2014, 2014 International Conference on Communication and Network Technologies.

[5]  Kaushik Roy,et al.  Digital Computation in Subthreshold Region for Ultralow-Power Operation: A Device–Circuit–Architecture Codesign Perspective , 2010, Proceedings of the IEEE.

[6]  David Blaauw,et al.  Yield-Driven Near-Threshold SRAM Design , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Rajeevan Chandel,et al.  Analysis of SRAM cell designs for low power applications , 2014, International Conference for Convergence for Technology-2014.

[8]  Cristian Carmona,et al.  A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors , 2019, IEEE Transactions on Emerging Topics in Computing.

[9]  Pinaki Mazumder,et al.  Modeling and Mitigation of Static Noise Margin Variation in Subthreshold SRAM Cells , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Mohamed I. Elmasry,et al.  Adaptive Body Bias for Reducing the Impacts of NBTI and Process Variations on 6T SRAM Cells , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Enrico Macii,et al.  Design Techniques and Architectures for Low-Leakage SRAMs , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Ngoc Le Ba,et al.  A low voltage 8-T SRAM with PVT-tracking bitline sensing margin enhancement for high operating temperature (up to 300°C) , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[13]  Zheng Guo,et al.  Characterization of Dynamic SRAM Stability in 45 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[14]  Yong Lian,et al.  Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Mohammad Sharifkhani,et al.  A Subthreshold Symmetric SRAM Cell With High Read Stability , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Ngoc Le Ba,et al.  Design of a Temperature-Aware Low-Voltage SRAM With Self-Adjustable Sensing Margin Enhancement for High-Temperature Applications up to 300 °C , 2014, IEEE Journal of Solid-State Circuits.

[17]  Sudeb Dasgupta,et al.  Compact Analytical Model to Extract Write Static Noise Margin (WSNM) for SRAM Cell at 45-nm and 65-nm Nodes , 2018, IEEE Transactions on Semiconductor Manufacturing.

[18]  Mohammad Sharifkhani,et al.  Statistical Analysis of Read Static Noise Margin for Near/Sub-Threshold SRAM Cell , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Gaurav Vashisht,et al.  Design and comparative analysis of low power 64 Bit SRAM and its peripherals using power reduction techniques , 2016, 2016 5th International Conference on Wireless Networks and Embedded Systems (WECON).

[20]  Manoj Sachdev,et al.  A body-bias based current sense amplifier for high-speed low-power embedded SRAMs , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[21]  A V Kauppila,et al.  Impact of Process Variations on SRAM Single Event Upsets , 2011, IEEE Transactions on Nuclear Science.

[22]  Gaurav Soni,et al.  Power, Energy and SNM Optimization of 6TSRAM Cell Using Power Gating Technique , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.