1-Mbit virtually static RAM

The 1-Mb RAM utilizes a one-transistor, one-capacitor dynamic memory cell. Since all the refresh-related operations are done on chip, the RAM acts as a virtually static RAM (VSRAM). The refresh operations are merged into the normal operation, called a background refresh, the main feature of the VSRAM. Since the fast operation of the core part of the RAM is crucial to minimize the access-time overhead by the background refresh, 16 divided bit lines and parallel processing techniques are utilized. Novel hot-carrier resistant circuits are applied selectively to bootstrapped nodes for high hot-carrier reliability. N-channel memory cells are embedded in a p-well, which gives a low soft error rate of less than 10 FIT. 1-/spl mu/m NMOSFETs with moderately lightly doped drain structures offer fast 5-V operation with sufficient reliability. An advanced double-level poly-Si and double-level Al twin-well CMOS technology is developed for fast circuit speed and high packing density. The memory cell size is 3.5/spl times/8.4 /spl mu/m/SUP 2/, and the chip size is 5.99/spl times/13.8 mm./SUP 2/. Address access time is typically 62 ns, with 21-mA operating current and 30-/spl mu/A standby current at room temperature.

[1]  S. Tsuchida,et al.  A 64K Pseudo Static RAM with N-Well CMOS Technology , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  Tetsuya Iizuka,et al.  Hot-carrier generation in submicrometer VLSI environment , 1986 .

[3]  R. R. O'Brien,et al.  Dynamics of Charge Collection from Alpha-Particle Tracks in Integrated Circuits , 1981, 19th International Reliability Physics Symposium.

[4]  A. Mohsen,et al.  The design and performance of CMOS 256K bit DRAM devices , 1984 .

[5]  Tetsuya Iizuka,et al.  Hot-carrier suppressed VLSI with submicron geometry , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Tetsuya Iizuka,et al.  Self-Aligned Refresh Scheme for VLSI Intelligent Dynamic RAMs , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.

[7]  T. Sakurai,et al.  A low power 46 ns 256 kbit CMOS static RAM with dynamic double word line , 1984, IEEE Journal of Solid-State Circuits.