LSI/VLSI testability design