Analysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform

This paper focuses on the implementation over FPL devices of high throughput DSP applications taking advantage of RNS arithmetic. The synergy between the RNS and modern FPGA device families, providing built-in tables and fast carry and cascade chains, makes it possible to accelerate MAC intensive real-time and DSP systems. In this way, a slow high dynamic range binary 2's complement system can be partitioned into various parallel and high throughput small word-length RNS channels without inter-channel carry dependencies. To illustrate the design methodology, novel RNS-based architectures for multi-octave orthogonal DWT and its inverse are implemented using structural level VHDL synthesis. Area analysis and performance simulation are conducted. A relevant throughput improvement for the proposed RNS-based solution is obtained, compared to the equivalent 2's complement implementation.

[1]  Fred J. Taylor,et al.  RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Truong Q. Nguyen,et al.  Wavelets and filter banks , 1996 .

[3]  Jelena Kovacevic,et al.  Wavelets and Subband Coding , 2013, Prentice Hall Signal Processing Series.

[4]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[5]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[6]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[7]  Graham A. Jullien,et al.  A VLSI implementation of residue adders , 1987 .

[8]  C. Chakrabarti,et al.  Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Luis Parrilla,et al.  A new architecture to compute the discrete cosine transform using the quadratic residue number system , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).