Verification of embedded systems using a petri net based representation

The ever increasing complexity of embedded systems consisting of hardware and software components poses a challenge in verifying their correctness. New verification methods that overcome the limitations of traditional techniques and, at the same time, are suitable for hardware/software systems are needed. In this work we formally define the semantics of PRES+, a Petri net based computational model aimed to represent embedded systems. We introduce an approach to formal verification of such systems: we make use of model checking to prove the correctness of embedded systems by determining the truth of CTL and TCTL formulas that specify required properties with respect to a PRES+ model. An ATM server illustrates the feasibility of our approach on practical applications.

[1]  Mark R. Greenstreet,et al.  Formal verification in hardware design: a survey , 1999, TODE.

[2]  Pao-Ann Hsiung,et al.  Hardware-software coverification of concurrent embedded real-time systems , 1999, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99.

[3]  James M. Purtilo,et al.  Software Specification: A Comparison of Formal Methods , 1995 .

[4]  Thomas A. Henzinger,et al.  Automatic symbolic verification of embedded systems , 1993, 1993 Proceedings Real-Time Systems Symposium.

[5]  Luciano Lavagno,et al.  Intellectual property re-use in embedded system co-design: an industrial case study , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[6]  Guido Wimmel.  A BDD-based Model Checker for the PEP Tool , 1997 .

[7]  Wolfgang Rosenstiel,et al.  A Petri Net Model for Hardware/Software Codesign , 1999, Des. Autom. Embed. Syst..

[8]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[9]  Luciano Lavagno,et al.  Formal verification of embedded systems based on CFSM networks , 1996, DAC '96.

[10]  L. Thiele,et al.  Symbolic model checking of process networks using interval diagram techniques , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[11]  Petru Eles,et al.  A Petri Net based Model for Heterogeneous Embedded Systems , 1999 .

[12]  Erik Stoy,et al.  An integrated modelling technique for hardware/software systems , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[13]  Thomas A. Henzinger,et al.  The Algorithmic Analysis of Hybrid Systems , 1995, Theor. Comput. Sci..

[14]  E.H.A. Garcez,et al.  CVF-coverification framework , 1998, Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216).

[15]  Jordi Cortadella,et al.  Petri Net Analysis Using Boolean Manipulation , 1994, Application and Theory of Petri Nets.

[16]  KernChristoph,et al.  Formal verification in hardware design , 1999 .

[17]  Pao-Ann Hsiung,et al.  Hardware-software timing coverification of concurrent embedded real-time systems , 2000 .

[18]  R. Alur,et al.  Modelchecking for real-time systems , 1990 .

[19]  Kenneth L. McMillan,et al.  Symbolic model checking , 1992 .