Voltage-Controlled Magnetoresistance in Silicon Nanowire Transistors

Magneto-electronic logic is an innovative approach to performing high-efficiency computations. Additionally, the ultra-large scale integration requirement for computation strongly suggests exploiting magnetoresistance effects in non-magnetic semiconductor materials. Here, we demonstrate the magnetoresistance effect in a silicon nanowire field effect transistor (SNWT) fabricated by complementary metal-oxide-semiconductor (CMOS)-compatible technology. Our experimental results show that the sign and the magnitude of the magnetoresistance in SNWTs can be effectively controlled by the drain-source voltage and the gate-source voltage, respectively, playing the role of a multi-terminal tunable magnetoresistance device. Various current models are established and in good agreement with the experimental results that describe the impact of electrical voltage and magnetic field on magnetoresistance, which provides design feasibility for the high-density magneto-electronic circuit. Such findings will further pave the way for nanoscale silicon-based magneto-electronics logic devices and show a possible path beyond the developmental limits of CMOS logic.

[1]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[2]  S. Sikdar,et al.  Fundamentals and applications , 1998 .

[3]  E. Kane.  Theory of Tunneling , 1961 .

[4]  Dezheng Yang,et al.  Magnetoresistance Amplification Effect in Silicon Transistor Device , 2016 .

[5]  Gary A. Prinz.  Magnetoelectronics applications , 1999 .

[6]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.

[7]  S. Sze,et al.  Physics of Semiconductor Devices: Sze/Physics , 2006 .

[8]  H. Ohno,et al.  Current-induced torques in magnetic materials. , 2012, Nature materials.

[9]  Teruo Ono,et al.  Large positive magnetoresistive effect in silicon induced by the space-charge effect , 2009, Nature.

[10]  L. You,et al.  Spin Hall effect clocking of nanomagnetic logic without a magnetic field. , 2014, Nature nanotechnology.

[11]  C. A. Murray,et al.  Scaling Theory of Localization: Absence of Quantum Diffusion in Two Dimensions , 1979 .

[12]  Dezheng Yang,et al.  A Large Magnetoresistance Effect in p–n Junction Devices by the Space‐Charge Effect , 2013 .

[13]  D Petit,et al.  Magnetic Domain-Wall Logic , 2005, Science.

[14]  S. Sarma,et al.  Spintronics: Fundamentals and applications , 2004, cond-mat/0405528.

[15]  D. Xue,et al.  Temperature-Dependent Asymmetry of Anisotropic Magnetoresistance in Silicon p-n Junctions , 2015, Scientific Reports.

[16]  L. J. Sham,et al.  Spin-based logic in semiconductors for reconfigurable large-scale circuits , 2007, Nature.

[17]  Qiang Zhang,et al.  Reconfigurable Magnetic Logic Combined with Nonvolatile Memory Writing , 2017, Advanced materials.

[18]  M. Myronov,et al.  Weak localization and weak antilocalization in doped germanium epilayers , 2017 .

[19]  C. Xiong,et al.  Silicon‐Based Current‐Controlled Reconfigurable Magnetoresistance Logic Combined with Non‐Volatile Memory , 2015 .

[20]  Xili Gao,et al.  Geometrical enhancement of low-field magnetoresistance in silicon , 2011, Nature.

[21]  E. Kane.  Zener tunneling in semiconductors , 1960 .

[22]  T. Sagara,et al.  Magnetoresistive Sensors , 1993, IEEE Translation Journal on Magnetics in Japan.

[23]  C. Nan,et al.  High-density magnetoresistive random access memory operating at ultralow voltage at room temperature , 2011, Nature communications.

[24]  Teruo Ono,et al.  Current-controlled magnetoresistance in silicon in non-Ohmic transport regimes , 2009 .

[25]  H. Beere,et al.  All-electric all-semiconductor spin field-effect transistors. , 2015, Nature nanotechnology.

[26]  A. I. Larkin,et al.  Spin-Orbit Interaction and Magnetoresistance in the Two Dimensional Random System , 1980 .