Low-power dual-edge triggered state-retention scan flip-flop

This study presents a dual-edge triggered static scanable flip-flop suitable for low-power applications. The proposed circuit deploys reduced swing-clock and swing-data to manage dynamic power. Furthermore, it employs clock- and power-gating during idle mode to eliminate dynamic power and reduce static power, while retaining its state. The static structure of the circuit makes it feasible to be used in variable frequency power control designs. HSPICE post-layout simulation conducted for 90 nm complementary metal-oxide semiconductor technology indicates that in addition to state retention and test capability, the proposed design, in terms of power-delay product, device count and leakage power is comparable to other high-performance flip-flops.

[1]  Vojin G. Oklobdzija,et al.  Dual-edge triggered storage elements and clocking strategy for low-power systems , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Vojin G. Oklobdzija.  Clocking and clocked storage elements in a multi-gigahertz environment , 2003, IBM J. Res. Dev..

[3]  Puneet Gupta,et al.  Gate-length biasing for runtime-leakage control , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Tarek Darwish,et al.  High-performance and low-power conditional discharge flip-flop , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Kaushik Roy,et al.  Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.

[6]  T. Ghani,et al.  Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[7]  Ali Afzali-Kusha,et al.  Low-power single- and double-edge-triggered flip-flops for high-speed applications , 2005 .

[8]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[9]  D. Schmitt-Landsiedel,et al.  Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead , 2006, IEEE Journal of Solid-State Circuits.

[10]  James Tschanz,et al.  Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.

[11]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Zhiyu Liu,et al.  New MTCMOS Flip-Flops with Simple Control Circuitry and Low Leakage Data Retention Capability , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[13]  Eby G. Friedman,et al.  Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .

[14]  K. Roy,et al.  DRG-cache: a data retention gated-ground cache for low power , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[15]  Mark Vesterbacka.  A robust differential scan flip-flop , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[16]  Young-Hyun Jun,et al.  Conditional-capture flip-flop for statistical power reduction , 2001, IEEE J. Solid State Circuits.

[17]  Lih-Yih Chiou,et al.  An Energy-Efficient Dual-Edge Triggered Level-Converting Flip-Flop , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[18]  S.-D. Shin,et al.  Variable sampling window flip-flops for low-power high-speed VLSI , 2005 .

[19]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[20]  Tadayoshi Enomoto,et al.  A self-controllable voltage level (SVL) circuit and its low-power high-speed CMOS circuit applications , 2003, IEEE J. Solid State Circuits.

[21]  Victor V. Zyuban,et al.  Low power integrated scan-retention mechanism , 2002, ISLPED '02.

[22]  A.P. Chandrakasan,et al.  A leakage reduction methodology for distributed MTCMOS , 2004, IEEE Journal of Solid-State Circuits.

[23]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[24]  Magdy A. Bayoumi,et al.  Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Kiat Seng Yeo,et al.  Low-power/high-performance explicit-pulsed flip-flop using static latch and dynamic pulse generator , 2006 .

[26]  Samuel D. Naffziger,et al.  The implementation of the Itanium 2 microprocessor , 2002, IEEE J. Solid State Circuits.

[27]  M. K. Gowan,et al.  A 65 nm 2-Billion Transistor Quad-Core Itanium Processor , 2009, IEEE Journal of Solid-State Circuits.

[28]  N. Kawabe,et al.  Automated selective multi-threshold design for ultra-low standby applications , 2002, Proceedings of the International Symposium on Low Power Electronics and Design.

[29]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.

[30]  J. Tschanz,et al.  Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[31]  Borivoje Nikolic,et al.  Level conversion for dual-supply systems , 2004 .

[32]  Kaushik Roy,et al.  Self–precharging flip–flop (SPFF): A new level converting flip–flop , 2002 .