Static Noise Margin Analysis during Read Operation of 7T SRAM Cells in 45nm Technology for Increase Cell Stability
暂无分享,去创建一个
[1] A.P. Chandrakasan,et al. Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.
[2] Aminul Islam,et al. VARIABILITY ANALYSIS OF 6T AND 7T SRAM CELL IN SUB-45NM TECHNOLOGY , 2011 .
[3] Debasis Mukherjee,et al. Static Noise Margin Analysis of SRAM Cell for High Speed Application , 2010 .
[4] Shilpi Birla,et al. Static Noise Margin Analysis of Various SRAM Topologies , 2011 .
[5] Manoj Sachdev,et al. CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test , 2008 .