论文信息 - Function-to-Form Mapping for Tolerance Synthesis: Part-II: Conceptual Design and Tolerance Synthesis

Function-to-Form Mapping for Tolerance Synthesis: Part-II: Conceptual Design and Tolerance Synthesis

U. Roy and N. Pramanik R. Sudarsan, R. D. Sriram and K. W. Lyons Knowledge Based Engineering Laboratory Engineering Design Technologies Group Dept. of Mech, Aerospace, Manufacturing Engineering Manufacturing Systems Integration Division Syracuse University National Institute of Standards and Technology Syracuse, NY 13244-1240 Gaithersburg, MD 20899 Email: {uroy, pramanik}@ecs.syr.edu Email: {sudarsan, sriram,klyons}@cme.nist.gov

Ram D. Sriram | Utpal Roy | Rachuri Sudarsan | Kevin W. Lyons | N. Pramanik

[1] Utpal Roy,et al. Design of an automated assembly environment , 1989 .

[2] Utpal Roy,et al. Development of a feature based expert manufacturing process planner , 1995, Proceedings of 7th IEEE International Conference on Tools with Artificial Intelligence.

[3] Chun Liu,et al. Establishment of functional relationships between product components in assembly database , 1988 .

[4] Utpal Roy,et al. Design with part behaviors: behavior model, representation and applications , 2002, Comput. Aided Des..

[5] Balaji Bharadwaj,et al. Tolerance synthesis in a product design system , 1996 .

[6] Utpal Roy,et al. Information Models for Design Tolerancing: From Conceptual to the Detailed Design , 2000 .