High PSRR nano-watt MOS-only threshold voltage monitor circuit

This work presents a high PSRR nano-watt resistorless threshold voltage (VT0) monitor circuit that can be used in temperature sensors, voltage and current references, radiation dosimeters and other applications such as fabrication process monitoring and verification. In this circuit design the MOS transistors operate in subthreshold and near-threshold regimes, the circuit analysis is based on a current-voltage relationship derived from a continuous physical MOSFET model, valid from weak to strong inversion. The bias condition is established from the equilibrium between two self-cascode cells operating at different inversion levels, and the high PSRR results from a high gain feedback path. The circuit is MOSFET-only, and can be implemented in any standard digital CMOS process. Post-layout simulations show that it operates with less than 1 V of power supply, consuming only tens of nW, and resulting in a VT0 error lower than 1%, when compared to its modeling value, for a -40 to +125°C temperature range. A very high rejection to VDD variation is achieved in this design, with PSRR lower than -63.9 dB at 100 Hz, and a line sensitivity lower than 252 ppm/V was found for a supply range from 1 V to 3 V. Monte-Carlo simulations are presented to evaluate the fabrication variability sensitivity, presenting a maximum error of 4% for a 3σ spread range. The circuit area is very small, around 0.0047 mm2 including the start-up stage.

[1]  Sergio Bampi,et al.  0.7 V supply self-biased nanoWatt MOS-only threshold voltage monitor , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Barrie Gilbert Current Mode, Voltage Mode, or Free Mode? A Few Sage Suggestions , 2004 .

[3]  Mark G. Johnson,et al.  An input-free V/sub T/ extractor circuit using a two-transistor differential amplifier , 1993 .

[4]  G. Fikos,et al.  Low-Voltage Low-Power Accurate , 2001 .

[5]  Carlos Galup-Montoro,et al.  An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[6]  Yanjie Wang,et al.  INPUT-FREE CASCODE Vthn AND Vthp EXTRACTOR CIRCUITS , 2004 .

[7]  Susanta Sengupta An input-free NMOS V/sub T/ extractor circuit in presence of body effects , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  Shoko Imaizumi,et al.  国際会議開催報告:IEEE International Symposium on Circuits and Systems , 2013 .

[9]  S. Siskos,et al.  Low-voltage low-power accurate CMOS V/sub T/ extractor , 2001 .

[10]  M. C. Schneider,et al.  PTAT voltage generator based on an MOS voltage divider , 2007 .

[11]  Costas Psychalinos,et al.  Low-voltage CMOS VT extractor , 2007 .

[12]  Z. Wang,et al.  Automatic V/sub T/ extractors based on an n*n/sup 2/ MOS transistor array and their application , 1992 .

[13]  Carlos Galup-Montoro,et al.  A 2-nW 1.1-V self-biased current reference in CMOS technology , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Siew Kuok Hoon,et al.  An optimally self-biased threshold-voltage extractor , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[15]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[16]  Siew Kuok Hoon,et al.  An optimally self-biased threshold-voltage extractor [MOSFET circuit parametric testing] , 2003, IEEE Trans. Instrum. Meas..

[17]  Carlos Galup-Montoro,et al.  MOSFET threshold voltage: Definition, extraction, and some applications , 2012, Microelectron. J..

[18]  Sergio Bampi,et al.  Sub-1 V supply nano-watt MOSFET-only threshold voltage extractor circuit , 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).