Cross-referenced ESD protection for power supplies [microprocessors]

We demonstrate a novel method for protection of the power supplies on a low-power microprocessor. The protection method splits the I/O supply bus into two segments, relying on the voltage difference between the supplies to distinguish between an ESD event and normal operation. We examine the effects of supply clamp placement in the die using SPICE. Under certain circumstances, parasitic coupling, not representative of real-world ESD, in the HBM tester has a strong influence on this method's ESD performance. The origin of the parasitics and their defeat are thoroughly investigated. With tester parasitics removed, the ESD circuits meet their expected performance.

[1]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[2]  C. Duvvury,et al.  Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[3]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[4]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Timothy J. Maloney,et al.  Protection of high voltage power and programming pins , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Warren R. Anderson,et al.  Circuit and process design considerations for ESD protection in advanced CMOS processes , 1997 .

[7]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .